Nova Patents
EP0719005A2

Receiver structure for OFDM

Abstract

A system and a method for the synthesis of a receiver particularly suitable in transmission systems with orthogonal frequency division multiplexing (OFDM). The system includes: series-parallel conversion means (S/P) suitable to produce N/2k output flows with a bit rate equal to 2k times the system bit rate (F);filter units (FP(ki)), each one receiving as input a corresponding output of the series-parallel convertion means (S/P);2k processors (DFT) whose N/2k inputs are connected to the outputs of said filter units (FP(ki));modulation means connected to the outputs of said processors (DFT);rearrangement and eventually filtering and/or equalization means (Rearrang and Postfiltering) connected to the outputs of said processors (DFT) and to the outputs of said modulation means.

EP0719005A2, drawing sheet 1
Sheet 1 of 48

Term

Term ended

Projected expiry passed 19 December 2015, 10.8 years ago.

  1. Priority
  2. Filed
  3. Published
  4. Projected expiry
  5. Today

9 claims: 5 independent, 4 dependent

  1. 1
    Method for the synthesis of a receiver for orthogonal frequency division multiplexing (OFDM) transmission systems suitable to generate a plurality of output data flows with a multiple bit rate equal to 2k times the symbol rate F of the system, where k is a whole number, flows that are individually equalized through an equalizers advantageously operating at a sampling rate 2k times higher than said symbol rate F of the system, maintaining said demodulator conform to a Standard Complex Scheme of the receiver (SCSR), characterized in that it provides for the execution of the following steps:to consider an SCSR architecture with N output flows composed according to a theoretic inefficient scheme, of: i) one node which produces N repetitions of the flow at symbol rate F0=NF to be demodulated;ii) one bank of different modulators with equally spaced frequencies from 0 to (N-1)F;iii) one bank of identical N filters sampled at said symbol rate F;to process again said architecture by splitting said filter bank into two banks in which the first is sampled to said bit rate 2kF and supplies a second filter bank which restores the original flows in output to the SCSR;to arrange said N modulators and relative first filters in 2k groups, each group having graduated carrier modulators of a constant frequency interval 2kF, a first group being composed by flows in output from said first filters having relative modulators with multiple frequency of 2kF from 0 to (N/2k-1)2kF, and therefore intrinsically in conformity to an SCSR scheme, each one of the other groups being composed by the flows in output from said first filters having modulators with the same frequency offset with respect to said first group;to compensate the respective frequency offset not null of the N/2k flows of each one of the 2k-1 groups carrying part of the modulation operation after the said first filters, so as to restore as a whole a conformity for groups with 2k SCSR schemes, having each one the bit rate 2kF;to filter the flows compensated by the frequency offset through said second bank of substantially not sampled filters;to rearrange the filtered flows in the inverted way to the ordering previously introduced to obtain 2k groups of N/2k flows in conformity with SCSR schemes.
  2. 2
    Method as defined by claim 1, in which said transmission system is a transmission system with orthogonal frequency division multiplexing without pulse shaping (OFDM-NPS), characterized in that said filtering operation is carried out by the use of said second bank of filters composed by a number N of computationally insignificant unitary multipliers.
  3. 3
    Method as defined by claim 1 in which said transmission system is a transmission system with orthogonal frequency division multiplexing with pulse shaping (OFDM-PS), characterized in that said filtering operation is carried out by the use of said second bank of filters composed by a number N of identical filter sections (F(f)) and suitable to carry out a computationally significant filtering of the input flows.
  4. 4
    Method as defined by claim 2 or 3, characterized in that it provides for the use of an efficient architecture for each one of the 2k SCSR schemes.
  5. 5
    Demodulation system for a receiver for transmission systems with orthogonal frequency division multiplexing (OFDM) suitable to generate a plurality of output data flows with a multiple bit rate equal to 2k times the symbol rate F of the system, where k is a whole number, suitable to be individually equalized by means of an equalizer which operates advantageously at a sampling rate 2k times higher than said symbol rate F of the system maintaining said demodulator in conformity with a Standard Complex Scheme of the receiver (SCSR), characterized in that it includes:serial/parallel conversion means (S/P) suitable to produce N/2k output flows with a bit rate equal to 2k times the symbol rate F of the system;filter units (FP(ki)) obtained by merging corresponding components of the polyphase networks present in the efficient realization of the 2k SCSR schemes, and where each one of said filter units is suitable to receive through an input one of said output flows of said serial/parallel (S/P) conversion means and to produce each one 2k output flows with the bit rate 2kF;2k processors (DFT) working at said bit rate 2kF, each one of the dimension N/2k, the N/2k inputs of which are respectively connected to the outputs of said filter units (FP(ki)), so that the output flows of each one of said processors will be associated to graduated carrier frequencies of a constant interval of a frequency equal to 2k times the symbol rate F of the system;modulation means connected to the outputs of said processors (DFT), the carrier'frequencies associated to the 2k flows in output at the processors (DFT) having a frequency offset with respect to the 2k output flows at a first processor (DFT) having a null frequency offset, suitable to subtract the respective frequency offset to restore a conformity to an SCSR scheme of all output flow groups at said 2k processors (DFT);filter means suitable to reconstruct N representative flows of the input data at the transmitter.