Processor with plurality of register banks

The present invention provides a processor including: a plurality of memory banks (310-313); a read-address generation circuit (330) for supplying a read address to each of the memory banks (310-313) on the basis of a read-register specification (1231) and a read-register scan direction (1232); a read control circuit (360) for executing control to rearrange a plurality of pieces of read data, which is read out from the memory banks (310-313) in accordance with the read addresses, on the basis of the read-register specification (1231) and a read-register displacement (1233); and a processing unit for carrying out a plurality of operations on the rearranged pieces of read data output by the read control circuit.