AT387716T

Non-volatile memory and method with bit line compensation dependent on neighboring operating modes

Abstract

When programming a contiguous page of memory storage units, memory storage unit has reached its targeted state and prohibited program or each time the closure from another program to generate a disturbance to the neighboring memory storage unit still under programming. The present invention provides a method for the offset and disturbance as part of the programming circuit is still being added to the neighboring memory storage units under programming. The offset is added to a voltage offset to the bit line of the storage unit under programming. The voltage offset is a predetermined function of whether the mode of generating a disturbance, as in none of the neighbors or one or both of the program inhibit mode. In this way, a high-density memory storage units is unique in parallel with a programming error is eliminated or minimized. A memory storage unit, page programming, the target state, the bit line voltage offset

Term

No projected expiry on record.

  1. Priority
  2. Filed
  3. Granted
  4. Today

18 members in 9 offices

This recordMember, by publication datePriority claim

Priority claims1

Priority claims
DocumentOfficeKindDate
66722303United States of AmericaA

Members18

Family members, oldest first
DocumentOfficeKind
US2005057967A1United States of AmericaA1
WO2005029503A1World Intellectual Property Organization (WIPO)A1
TW200529238ATaiwan Province of ChinaA
US6956770B2United States of AmericaB2
US2006034121A1United States of AmericaA1
TWI251238BTaiwan Province of ChinaB
EP1665284A1European Patent Office (EPO)A1
KR20060115992ARepublic of KoreaA
CN1875429AChinaA
JP2007506222AJapanA
US7215574B2United States of AmericaB2
EP1665284B1European Patent Office (EPO)B1
AT387716TThis recordAustriaT
DE602004012122D1GermanyD1
DE602004012122T2GermanyT2
CN1875429BChinaB
KR101109458B1Republic of KoreaB1
JP4880464B2JapanB2