US8443124B2

Physical layer device having an analog SERDES pass through mode

Summary by NHIP

Analog SERDES pass-through PLD

The data communications device routes serial data directly between two SERDES analog portions while bypassing their digital sections. A first signal path connects the clock and data recovery module output to the data serializer and clock generator input, enabling direct serial communication without parallel conversion.

Claim Score by NHIP

Read claim 18, the broadest

Abstract

A physical layer device (PLD) includes a first serializer-deserializer (SERDES) device and a second SERDES device. Each SERDES device includes an analog portion with a serial port that is configured to communicate serial data with various network devices, and a digital portion that is configured to communicate parallel data with other various network devices. The PLD includes a first signal path that is configured to route serial data signals between the analog portions of the SERDES devices, bypassing the digital portions of the SERDES devices. Therefore, the SERDES devices can directly communicate serial data without performing parallel data conversion. A second signal path is configured to route recovered clock and data signals between the analog portions of the SERDES devices, but still bypassing the digital portions of the SERDES devices. The recovered clock and data signals are then regenerated before being transmitted over a network device.

US8443124B2, drawing sheet 1 — Sheet 1 of 6

Term

Term ended

Expired 20 January 2024, 2.7 years ago.

20 claims: 3 independent, 17 dependent

1
A data communications device, comprising:a first serializer-deserializer (SERDES) device including a first analog portion and a first digital portion, said first analog portion having a first serial port and a clock and data recovery module coupled to a receive portion of said first serial port, and said first digital portion coupled to a serial data output of said clock and data recovery module;a second SERDES device including a second analog portion and a second digital portion, said second analog portion having a second serial port and a data serializer and clock generator module coupled to a transmit portion of said second serial port, and said second digital portion coupled to a serial data input of said data serializer and clock generator module;and a first signal path that connects said serial data output of said clock and data recovery module to said serial data input of said data serializer and clock generator module, bypassing said first and second digital portions.
18
Broadest claimClaim Score 35, narrow(NHIP)A data communications device, comprising:a first serializer-deserializer (SERDES) device including a first analog portion and a first digital portion, said first analog portion having a first serial port and a clock and data recovery module coupled to a receive portion of said first serial port, and said first digital portion coupled to a serial data output of said clock and data recovery module;a second SERDES device including a second analog portion and a second digital portion, said second analog portion having a second serial port and a data serializer and clock generator module coupled to a transmit portion of said second serial port, and said second digital portion coupled to a serial data input of said data serializer and clock generator module;and means for routing said serial data output of said clock and data recovery module to said serial data input of said data serializer and clock generator module, bypassing said first and second digital portions.
20
A data communications device, comprising;a first serializer-deserializer (SERDES) device including a first analog portion and a first digital portion, said first analog portion having a first serial port and a clock and data recovery module coupled to a receive portion of said first serial port, and said first digital portion coupled to an output of said clock and data recovery module;a second SERDES device including a second analog portion and a second digital portion, said second analog portion having a second serial port and a data serializer and clock generator module coupled to a transmit portion of said second serial port, and said second digital portion coupled to an input of said data serializer and clock generator module;a first signal path that connects said output of said clock and data recovery module to said input of said data serializer and clock generator module, bypassing said first and second digital portions;and a second signal path that connects said first serial port to said second serial port, bypassing said clock and data recovery module and said data serializer and clock generator module.

Independent claims3

60 paragraphs in 6 sections, as filed

0001This application is a continuation of U.S. patent application Ser. No. 12/320,041, filed Jan. 15, 2009, which is a continuation of U.S. patent application Ser. No. 11/892,290, filed on Aug. 21, 2007, now U.S. Pat. No. 7,486,721, which is a continuation U.S. application Ser. No. 10/392,831, filed Mar. 21, 2003, now U.S. Pat. No. 7,362,797, which claims the benefit of U.S. Provisional Application No. 60/365,806, filed Mar. 21, 2002, all of which are incorporated herein in by reference in their entirety.

BACKGROUND OF THE INVENTION

00021. Field of the Invention

0003The present invention relates generally to data communications.

00042. Background

0005A data communication network includes multiple communication devices and a connection infrastructure or medium for interconnecting or networking the communication devices. The communication devices may include stand-alone computers or embedded controllers. Often, the communication devices include or connect with high-speed analog serial data interfaces or ports configured to operate at Gigabit-per-second (Gbps) data rates. Typically, the serial data interfaces are configured in accordance with known data transmission standards, such as optical fiber and copper wire Ethernet standards. Therefore, there is a need for a connection infrastructure capable of interfacing with such high-speed analog serial data interfaces. It is desirable that the connection infrastructure be capable of operating at the Gigabit-per-second data rates, and in accordance with the different transmission standards.

0006At any given time, only a subset, such as two, of the communication devices may need to communicate with each other. A direct data connection or path between the two communication devices facilitates high-speed data communication. Over time, different subsets of communication devices require different direct path connections. Therefore, it is desirable that the connection infrastructure be capable of being selectively configurable to provide the different direct path connections between communication devices.

SUMMARY

0007In an embodiment, the present invention is directed to a communication infrastructure or medium, referred to herein as a physical layer device (PLD), for selectively interconnecting multiple communication devices through high-speed serial data interfaces. The PLD supports high-speed serial data exchanges between the communication devices, at gigabit-per-second data rates. The PLD supports different data transmission interfaces and standards, such as Ethernet optical fiber and copper line serial data interface standards. The PLD is capable of being selectively configurable to provide different direct path connections between different communication devices.

0008In an embodiment, the PLD is constructed on a integrated circuit (IC) chip, and includes a first serializer-deserializer (SERDES) device and a second SERDES device. The first SERDES device includes a first analog portion having a first serial port, and a first digital portion having a first parallel port. Likewise, the second SERDES device includes a second analog portion having a second serial port, and a second digital portion having a second parallel port. The first and second analog portions can be connected to various network communications devices through the respective serial ports (e.g. a MAC or fiber module). Furthermore, the parallel ports can also be connected to network devices (e.g. copper phy). The PLD further includes a signal path that connects the first serial port to the second serial port, and which carries the serial data signals between the analog portions of the first SERDES device and the second SERDES device.

0009The signal path bypasses the digital portions of the first and second SERDES devices. Therefore, the signal path is implemented prior to parallel conversion by the respective digital portions of the SERDES devices, and also prior to recovering the clock and data signals. Therefore, signal latency and hardware requirements are reduced by bypassing the digital portions and thereby avoiding the parallel conversion.

0010The first and second analog portions recover clock and data signals from the serial data signals received at their respective serial ports. In one embodiment, the PLD includes a second signal path between the first and second analog portions of the SERDES devices. The second signal path is configured to route the recovered clock and data signals between the analog portions of the SERDES devices, but still bypasses the digital portions of the SERDES devices. The recovered clock and data signal are then regenerated before being transmitted to another network device.

0011Further embodiments, features, and advantages of the present invention, as well as the structure and operation of the various embodiments of the present invention, are described in detail below with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS/FIGURES

The accompanying drawings/Figures, which are incorporated herein and form a part of the specification, illustrate the present invention and, together with the description, further serve to explain the principles of the invention and to enable a person skilled in the pertinent art to make and use the invention. In the drawings, like reference numbers indicate identical or functionally similar elements. In the drawings, the indicators “D,” “S,” “d” and “c” respectively indicate or represent “Deserializer,” “Serializer,” “data signal,” and “clock signal.”

<figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of an example system in which an example physical layer device (PLD) may operate.

<figref idref="DRAWINGS">FIG. 2A</figref> is a block diagram of a portion of the PLD of <figref idref="DRAWINGS">FIG. 1</figref>, corresponding to when a path selector of the PLD is in a first configuration.

<figref idref="DRAWINGS">FIG. 2B</figref> is a block diagram of a portion of the PLD of <figref idref="DRAWINGS">FIG. 1</figref>, corresponding to when the path selector is in a second configuration.

<figref idref="DRAWINGS">FIG. 3</figref> is a block diagram of an example arrangement of the path selector.

<figref idref="DRAWINGS">FIG. 4</figref> illustrates a block diagram of analog SERDES-to-SERDES pass through mode.

DETAILED DESCRIPTION OF THE INVENTION

0018<figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of an example system 100 in which embodiments of the present invention may operate. System 100 includes a physical layer device (PLD) 102 operated and constructed in accordance with the present invention. In an embodiment, PLD 102 is constructed on a single integrated circuit (IC) substrate or chip. PLD 102 may be implemented in Complementary Metal Oxide Semiconductor (CMOS) technology, for example. Other semiconductor technologies may be used.

0019PLD 102 includes multiple input/output (I/O) ports 104, 106 and 108. I/O ports 104-108 represent connectors, conductive traces, PLD I/O pins, receivers and drivers, and the like, associated with coupling signals to and from PLD 102. PLD 102 includes a serializer-deserializer (SERDES) device 110 coupled to I/O port 104, a SERDES device 112 coupled to I/O port 106, and a SERDES device 114 coupled to I/O port 108. Each SERDES device includes (i) a transmitter/serializer (S) for serializing a parallel data signal, to produce a serial data signal, and (ii) a receiver/deserializer (D) for deserializing a serial data signal, to produce a parallel data signal, as is described in detail below. PLD 102 also includes a path selector 116 coupled between SERDES devices 110, 112 and 114, and a controller 118 for controlling path selector 116.

0020PLD 102 interfaces with a communication or network device 120 through I/O port 104 and a high-speed analog serial data interface 122 (where the I/O port and the data interface are collectively referred to as a serial interface of PLD 102). Network device 120 may be a Media Access Controller (MAC). Serial data interface 122 includes bi-directional serial data signals 122a and 122b, and a clock signal 122c synchronized with serial data signal 122b. Bi-directional serial data signals 122a and 122b have example baud rates of 1.25 Gbps, and clock signal 122c has a corresponding example clock rate or frequency of 1.25 GHz.

0021PLD 102 interfaces with an optical fiber module 124 through I/O port 106 and a high-speed analog serial data interface 126 (where the I/O port and the data interface are collectively referred to as a serial interface of PLD 102). High-speed serial data interface 126 includes bi-directional analog serial data signals 126a and 126b having example baud rates in the gigabit-per-second range. Serial interface 126 also includes a clock signal 126c synchronized with and having a frequency commensurate with serial data signal 126b. Optical fiber module 124 interfaces with an optical line 127. Optical fiber module 124 may operate in accordance with IEEE 802.3 for 1000 Base-X, for example.

0022SERDES device 114 interfaces with a communication or network device 128 through I/O port 108 and a high-speed analog serial data interface 130 (where the I/O port and the data interface are collectively referred to as a serial interface of PLD 102). Serial data interface 130 includes bi-directional serial data signals 130a and 130b having baud rates in the Gbps range. Serial data signals 130a and 130b may be carried over a copper line associated with an Ethernet link, for example, coupled to I/O port 108. SERDES device 114 may be an Ethernet transceiver that operates in accordance with IEEE 802.3 for 10/100/1000 Base-T, for example. It is understood that optical fiber module 124 and SERDES device 114 are exemplary and may be replaced by a multitude of other interface devices in other arrangements of the present invention. For example, SERDES device 112 and optical system 124 and 127 may be replaced with a transceiver and an associated interface suitable for copper-based signals, while SERDES device 114 and associated interface 130 may be replaced by a transceiver and interface suitable for optical signals, and so on.

0023SERDES device 110 includes a deserializer 110a and a serializer 110b. Deserializer 110a includes a deserializer input 140, a clock and data recovery module 142, and deserializer output 144. In operation, communication device 120 transmits serial data signal 122a to deserializer input 140. Clock and data recovery module 142 deserializes serial data signal 122a received at deserializer input 140, to produce a deserialized data signal 146. The terms “deserializes” and “deserializing” mean to convert serial data to parallel data. Clock and data recovery module 142 recovers a clock signal 148 from received serial data signal 122a. Recovered clock signal 148 represents received signal timing, for example, the timing of data symbols included in received serial data signal 122a. Deserializer 110a transmits signals 146 and 148 from deserializer output 144. Clock signal 148 is synchronous with data signal 146.

0024Clock and data recovery module 142 generates deserialized data signal 146 as a series of N1-bit wide parallel digital data words, having a data rate equal to R1/N1, where R1 is the data rate of received serial data signal 122a. Thus, the aggregate data rate of deserialized data signal 146 is equal to the data rate of serial data signal 122a. Module 142 generates clock signal 148 synchronously with deserialized data signal 146, and at a frequency equal to R1/N1. In an example arrangement, N1=10 and R1=1.25 GHz. Thus, serial data signal 122a has a data rate of 1.25 GHz, module 142 generates 10-bit parallel words at a data rate of 125 MHz (1.25 GHz=10 times 125 MHz), and clock signal 148 has a frequency of 125 MHz.

0025Serializer 110b includes a serializer input 150, a serializer and clock generator module 152, and a serializer output 153. In configurations to be described below, path selector 116 provides a deserialized data signal 154 and an associated clock signal 156 to deserializer input 150. Serializer and clock generator 152 serializes deserialized data signal 154 in accordance with clock signal 156, to produce serialized data signal 122b. The terms “serializes” and “serializing” mean to convert parallel data to serial data. Serializer and clock generator 152 also produces clock signal 122c synchronous with serial data signal 122b. Serializer 110b transmits signals 122b and 122c from serializer output 153.

0026In an example arrangement, deserialized data signal 154 includes a series of N2-bit wide parallel digital data words, having a data rate equal to R2/N2, where R2 is the data rate of received serial data signal 126a. Thus, the aggregate data rate of deserialized data signal 154 is equal to the data rate of serial data signal 126a. Also, clock signal 156 is synchronous with deserialized data signal 154, and has a frequency equal to R2/N2. In an example arrangement, N2=10 and R2=1.25 GHz. Thus, serial data signal 126a has a data rate of 1.25 GHz, data signal 154 includes 10-bit parallel words at a data rate of 125 MHz (1.25 GHz=10 times 125 MHz), and clock signal 156 has a frequency of 125 MHz. Based on these data and clock rates, serializer 152 generates serial data signal 122b at a data rate of 1.25 GHz, and clock signal 122c at a frequency of 1.25 GHz.

0027The terms “deserialized” and “parallel” are used equivalently and interchangeably herein. Also, a deserializer output is a parallel data output and a serializer input is a parallel data input. Together, a deserializer output (e.g., deserializer output 144) and a serializer input (e.g., serializer input 150) represent a parallel port of a SERDES device (e.g., a parallel port of SERDES device 110). Similarly, a deserializer input (e.g., deserializer input 140) and a serializer output (e.g., serializer output 153) collectively represent a serial port of a SERDES device (e.g., a serial port of SERDES device 110).

0028SERDES 112 includes a deserializer 112a and serializer 112b. Deserializer 112a includes a serializer input 158, a clock and data recovery module 160 and a deserializer output 162. Deserializer 112a operates in substantially the same way as deserializer 110a. Serializer input port 158 receives serial data signal 126a. Clock and data recovery module 160 deserializes received serial data signal 126a, to produce deserialized or parallel data signal 164. Module 160 also recovers a clock signal 166 from received serial data signal 126a. From deserializer output 162, deserializer 112a transmits signals 164 and 166 to path selector 116.

0029Serializer 112b operates in substantially the same way as serializer 110b. In configurations to be described below, path selector 116 provides a deserialized or parallel data signal 174 and its associated clock signal 176 to serializer input 168. Serializer and clock generator module 170 serializes deserialized data 174 in accordance with clock signal 176, to produce serial data signal 126b and its associated clock signal 126c. Data signal 126b and clock signal 126c have example data and clock rates in the GHz range. Together, deserializer output 162 and serializer input 168 represent a parallel port 177 of SERDES device 112. SERDES device 112 supports example data rates and uses parallel data bit-widths similar to or the same as those of SERDES device 110, mentioned above. In an alternative arrangement, module 170 generates only a serial data signal that essentially encapsulates both data and clock signals 126b and 126a.

0030SERDES 114 includes a serializer 114a and a deserializer 114b. Serializer 114a include a serializer input 178 and a serializer output 180. Deserializer 114b includes a deserializer input 184 and a deserializer output 182. In configurations to be described below, path selector 116 provides a deserialized data signal 186 to serializer input 178. Serializer 114a serializes deserialized data signal 186 into serialized data signal 130a, and transmits the serialized data signal from serializer output 180. Deserializer 114b receives serial data signal 130b at deserializer input 184. Deserializer 114b deserializes serial data signal 130b, to produce deserialized data signal 188. Deserializer 114b transmits deserialized data signal 188 to path selector 116, from deserializer output 182. Together, deserializer output 182 and serializer input 178 represent a parallel port 189 of SERDES device 114. SERDES device 114 may support example data rates similar to or the same as those of SERDES devices 110 and 112, mentioned above. SERDES device 114 may support parallel data bit-widths different from those used with SERDES devices 110 and 112, for the reason discussed below in connection with <figref idref="DRAWINGS">FIG. 3</figref>. In another embodiment, SERDES device 114 generates clock signals associated with data signals in a manner similar to SERDES devices 110 and 112.

0031Controller 118 provides a control signal 190 to path selector 116. Control signal 190 selects alternative first and second configurations of path selector 116. That is, path selector 116 is selectively configurable responsive to control signal 190. At a high level, path selector 116 can be considered to include a switch having connection nodes 192, 193 and 194, respectively coupled to parallel ports 159, 177 and 189. The switch has selectable first and second positions corresponding to the first and second configurations mentioned above.

0032The first switch position (depicted in <figref idref="DRAWINGS">FIG. 1</figref>) couples together nodes 192 and 193, while the second position couples together nodes 192 and 194. Thus, in the first switch position, selector 116 couples parallel port 159 to parallel port 177, whereby bi-directional de-serialized data signals and their associated clock signals are routed between these parallel ports. This configuration is referred to as a SERDES pass-through mode. Alternatively, in the second switch position, selector 116 couples parallel port 159 to parallel port 189, whereby bi-directional serial data signals are routed between these parallel ports. Thus, path selector 116 is selectively configurable to provide either:

0033(i) in a first configuration, a bi-directional signal path between parallel port 159 of SERDES device 110 and parallel port 177 of SERDES device 112; or

0034(ii) in a second configuration, a bi-directional signal path between parallel port 159 of SERDES device 110 and parallel port 189 of SERDES device 114.

0035The bi-directional signal paths provided by path selector 116 carry parallel data, and clock signals when appropriate, between the respective parallel ports of SERDES devices 110, 112 and 114. The first configuration of path selector 116 essentially interconnects communication or network devices 120 and 124, whereby these devices can exchange data with each other at Gbps data rates, through PLD 102. More specifically, devices 120 and 124 exchange data through their respective serial interfaces, SERDES devices 110 and 112, and path selector 116.

0036The second configuration of path selector 116 essentially interconnects communication or network devices 120 and 128, whereby these devices can also exchange data at Gbps data rates through their respective serial interfaces, SERDES devices 110 and 114, and path selector 116. From the perspective of device 120, PLD 102 provides a single IC chip connection infrastructure that selectively interconnects device 120 to either of devices 124 and 128, through the single serial interface (122) of device 120. This reduces the number of communication ports associated with device 120, and the number of I/O pins required on any communication port of device 120 that interfaces with PLD 102.

0037<figref idref="DRAWINGS">FIG. 2A</figref> is a block diagram of a portion of PLD 102 corresponding to when path selector 116 is in, or set to, the first configuration. In the first configuration, path selector 116 provides bi-directional signal paths 204a and 204b (collectively, bi-directional signal path 204) for routing signals between parallel port 159 of SERDES device 110 and parallel port 177 of SERDES device 112. Specifically, signal path 204a routes data and clock signals 164 and 166 from deserializer output 162 to serializer input 150. In the first configuration, data signals 154 and 164 are the same and clock signals 156 and 166 are the same. Also, signal path 204b routes data and clock signals 146 and 148 from deserializer output 144 to serializer input 168. In this configuration, deserialized data signals 174 and 146 are the same and recovered clock signals 176 and 148 are the same.

0038<figref idref="DRAWINGS">FIG. 2B</figref> is a block diagram of a portion of PLD 102 corresponding to when path selector 116 is in the second configuration. In the second configuration, path selector 116 provides bi-directional signal paths 210a and 210b (collectively, bi-directional signal path 210) for routing bi-directional deserialized data signals between parallel port 159 and parallel port 177. Specifically, signal path 210a routes data signal 188 from deserializer output 182 to serializer input 150. In the first configuration, data signals 188 and 154 carry the same data content. Also, signal path 204b routes data signal 146 from deserializer output 144 to serializer input 178. In this configuration, deserialized data signals 146 and 186 carry the same data content. In the second configuration, path selector 116 generates clock signal 156 synchronous with data signal 154, in the manner described below in connection with <figref idref="DRAWINGS">FIG. 3</figref>.

0039<figref idref="DRAWINGS">FIG. 3</figref> is a block diagram of an example arrangement of path selector 116. All of the data signal paths depicted in <figref idref="DRAWINGS">FIG. 3</figref> are parallel data paths. Path selector 116 includes a plurality of multiplexers or selectors 304, 306 and 308, and a digital processor section 310 (also digital section). Controller 118 configures each of the mutiplexers or selectors 304-308 and digital section 310 as appropriate to set path selector 116 in either the first configuration or the second configuration, according to control signal 190. Thus, mutiplexers 304, 306 and 308 are collectively referred to herein as multiplexer logic that is configurable to support either the first or second configuration according to control signal 190.

0040Controller 118 sets control signal 190 to either a first value or a second value to respectively set path selector 116 to either the first configuration or the second configuration. For example, in an arrangement where control signal is a digital signal, controller 118 sets control signal to either a logic “0” or a logic “1” to respectively configure path selector 116 in either the first configuration or the second configuration. Alternatively, the polarity of control signal 190 may be reversed. In another arrangement, controller 118 generates multiple control signals.

0041Digital section 310 includes digital control and signal processing logic to perform exemplary functions such as data encoding, data packetizing, data decoding and data depacketizing, when path selector 116 is set to the second configuration, as described below. Digital section 310 also includes an enable circuit (not shown) to selectively disable or enable the operation of the digital section responsive to control signal 190, when path selector 116 is in the first and second configurations, respectively. In an arrangement, the enable circuit is a switch, connected between a power supply rail of PLD 102 and operational circuits of digital section 310, responsive to control signal 190. The switch removes power from the operational circuits of digital section 310, to disable the digital section, when path selector 116 is set to the first configuration. In the second configuration, the switch applies power to the operational circuits of digital section 310, to enable the digital section.

0042When control signal 190 sets path selector 116 to the first configuration, the path selector operates as follows. Multiplexer 304 passes deserialized data signal 146 to serializer 112b, as deserialized data signal 174. Multiplexer 306 passes deserialized data signal 164 to serializer 110b, as deserialized data signal 154. Multiplexer 308 passes clock signal 166 to serializer 110b, as clock signal 156. Clock signal 148 passes from deserializer 110a, directly through path selector 116, to serializer 112b. Thus, the first signal path through path selector 116 includes multiplexers 304, 306 and 308 configured as just described.

0043When control signal 190 sets path selector 116 to the second configuration, the path selector operates as follows. Multiplexer 304 passes deserialized data signal 146 to an input of digital section 310, as data signal 311. Digital section 310 processes deserialized data signal 311/146, to produce deserialized data signal 186. For example, digital section 310 may reformat deserialized data signal 146 by removing error correction and packet protocol bits from deserialized data signal 146. Digital section 310 also receives deserialized data signal 188 from deserializer 114b. Digital section 310 generates a deserialized data signal 314 from deserialized data signal 188. For example, digital section 310 may reformat deserialized data signal 188 by adding error correction and packet protocol bits to the signal 188.

0044Multiplexer 306 passes deserialized data signal 314 to serializer 110b, as deserialized data signal 154. Digital section 310 generates a data clock 316 synchronous with deserialized data signal 314. Multiplexer 308 passes data clock 316 to serializer 110b, as clock signal 156. Thus, the second signal path through path selector 116 includes multiplexers 304, 306 and 308, and digital section 310, configured as just described.

0045<figref idref="DRAWINGS">FIG. 4</figref> illustrates a physical layer device 400 having a SERDES pass through mode from the SERDES device 110 to the SERDES device 112 that is performed entirely in the analog domain. In other words, serial data is passed between SERDES devices 110 and 112 without parallel conversion and without digital conversion, so that parallel data ports (e.g. 144, 150, 162, 168) are bypassed. By sending serial data between SERDES devices, this precludes any frequency conversion and/or bit stuffing that would be required in the digital domain. Therefore, the analog SERDES-to-SERDES pass through reduces latency and hardware requirements when compared to the digital domain techniques.

0046Referring to <figref idref="DRAWINGS">FIG. 4</figref>, the SERDES device 110 from <figref idref="DRAWINGS">FIG. 1</figref> is further defined to include an analog portion 402 and a digital portion 404. This is done for ease of the following discussion of the analog SERDES pass through mode. Likewise, the SERDES device 112 is further defined to include an analog portion 406 and a digital portion 408.

0047In the SERDES device 110, the analog portion 402 includes a serial data port 438 having the deserializer input 140 and the serializer output 153, a clock and data recovery module 410, and a serializer and clock generator module 412. The digital portion 404 includes the parallel deserializer output 144 and the de-serialized input 150. The functionality of the analog and digital portions and their respective components will be further described below.

0048The clock and data recovery module 410 is only a portion of the clock and data recovery module 142 in <figref idref="DRAWINGS">FIG. 1</figref>. More specifically, the clock and data recovery module 410 only recovers a serial data 414 and clock signal 416, but does not perform the serial-to-parallel conversion, as the parallel conversion is performed by the SERDES digital device 404. The digital portion 404 receives the serial data 414 and the clock signal 416. The digital portion 404 performs the data rate conversion R1/N1 discussed above, and generates the parallel deserializer output 144 that is communicated to the device 128. Likewise, the serializer and clock generator 412 is only a portion of the serializer and clock generator 152. More specifically, the digital portion 404 receives the parallel deserialized signal input 150, and performs the parallel-to-serial conversion along with the serializer and clock generator 412. For example, the digital portion 404 performs the data rate conversion N1/R1, and also performs any bit stuffing or comma stuffing that is necessary to align data and or clock rates between the device 128 and the devices 120 or 124. After which, the digital portion generates aligned data 418 and clock 420 that is sent to the serializer and clock generator 412 in the analog portion 402 for further processing.

0049In the SERDES device 112, the analog portion 406 includes a serial data port 440 having the deserializer input 158 and the serializer output 172, a clock and data recovery module 422, and a serializer and a clock generator module 424. The digital portion 408 includes the parallel deserializer output 162 and the de-serialized input 168.

0050Referring to the analog portion 406, the clock and data recovery module 422 is only a portion of the clock and data recovery module 160 in <figref idref="DRAWINGS">FIG. 1</figref>. More specifically, the clock and data recovery module 422 only recovers a serial data 426 and clock signal 428, but does not perform the serial-to-parallel conversion, as the parallel conversion is performed by the digital portion 408. The digital portion 408 receives the serial data 426 and the clock signal 428. The digital portion 408 performs the data rate conversion R1/N1 discussed above, and generates a parallel output signal at the parallel deserializer output 162 that can be communicated to the device 128. Likewise, the serializer and clock generator 424 is only a portion of the serializer and clock generator 170. More specifically, the digital portion 408 receives the parallel data at the parallel deserialized input 168, and performs the part of the parallel-to-serial conversion along with the serializer and clock generator 424. For example, the digital portion 408 performs the data rate conversion N1/R1, and also perform any bit stuffing or comma stuffing that is necessary to align data and or clock rates between the device 128 and the devices 120 or 124. After which, the digital portion generates aligned data 430 and clock 432 that is sent to the serializer and clock generator 424 in the analog portion 110 for further processing.

0051The SERDES-to-SERDES analog pass through mode is implemented using signal path 434 or signal path 436. A feature of the signal paths 434 and 436 is that they are implemented directly between the analog portion 402 and 406, and therefore bypass the digital portions 404 and 408. The signal path 434 directly connects the first serial port 438 to the second serial port 440, and carries said serial data signals between respective analog portions of the first SERDES device 110 and the second SERDES device 112. The signal path 436 directly connects recovered clock and data signals between the analog portion 402 and the analog portion 406. More specifically, the output of the clock and data recovery module 410 from the analog portion 402 is directly connected to the input of the serializer clock generator 424. Likewise, the output of the clock and data recovery module 422 from the analog portion 406 is directly connected to the input of the serializer clock generator 412.

0052The signal path 434 carries bi-directional serial data signals between the first analog portion 402 and the second analog portion 406. More specifically, the signal path 434 carries serial data signals 122a that are received from the device 120 to the serial port 440 for re-transmission as serial data 126b over the device 124. The first signal path 434 also carries data signals 126a that are received from the device 124 to the serial port 438 for re-transmission as serial data 122b over the device 120. It is noted that the signal data path 434 is implemented prior to parallel conversion by the digital portion 404, and also prior to recovering the clock and data. Therefore, the data signals carried by the first signal path 434 are serial data signals that include combined clock and data information. Furthermore, signal latency is reduced by not performing the parallel conversion. Still further, hardware requirements are reduced because the bit rate change is also avoided.

0053In one embodiment, the device 120 is a media access controller (MAC), the device 124 is a fiber module, and the device 128 is an Ethernet device (e.g. copper phy). Therefore, serial data 122 from the MAC 124 that is intended for the Ethernet device 128 can be immediately re-transmitted back out to the fiber module 124. This enables various applications such as testing serial data signals that are received from MAC 120 at the fiber module 124. For example, serial data signals from the MAC 124 that are intended for the Ethernet device 128, can be sniffed or tested by the fiber module 124.

0054The signal path 436 carries bi-directional clock and data signals between the first analog portion 402 and the second analog portion 406. More specifically, the signal path 436 carries recovered serial data 414 and clock 416 from the output the clock and data recovery module 410 to the serializer and clock generator module 424. In other words, the serial data 414 is received at the input 430, and the clock signal 416 is received at the input 432. The clock rate 416 of the analog portion 402 of the SERDES device 110 may be different from the clock rate of the analog portion 406 of the SERDES device 112. Therefore, the serializer and clock generator 424 regenerates the serial and clock data signals so that they are compatible with the device 124. The signal-to-noise ratio is improved by regenerating clock and data signals prior to re-transmission.

0055The signal path 436 carries recovered serial data 426 and clock 428 from the output the clock and data recovery module 422 to the serializer and clock generator module 412. In other words, the serial data 426 is received at the input 418, and the clock signal 428 is received at the input 420. The clock rate 428 of the analog portion 406 of the SERDES device 112 may be different from the clock rate of the analog portion 402 of the SERDES device 110. Therefore, the serializer and clock generator 412 regenerates the serial and clock data signals so that they are compatible with the device 120. The signal-to-noise ratio is improved by regenerating clock and data signals prior to re-transmission.

0056Additionally, the receive clock 416 can be routed through the signal path 436 to the transmit clock 432. Likewise, the receive clock 428 can be routed through the signal path 436 to the transmit clock 420. (This is not shown in <figref idref="DRAWINGS">FIG. 4</figref> for ease of illustration.)

0057Additionally, if a clock is received with the signal 122, then it can be looped back through the signal path 434 to the serial port 440 for re-transmission at the device 124. Similarly, if a clock is received with the signal 126, then it can also be looped back through the signal path 434 for transmission to the device 120.

0058The signal path 442 carries bi-directional parallel data signals between the digital portion 404 in the SERDES device 110 and the digital portion 408 in the SERDES device 112. More specifically, the signal path 442 carries parallel data 130a from the parallel deserialized output 144 to the parallel input 162 of the digital portion 408. The digital portion 408 may perform bit stuffing or comma stuffing in the parallel data to align the data rates between the digital portion 404 and the digital portion 408. Likewise, the signal path 442 also carries parallel data from the parallel deserialized output 162 of the digital portion 408 to the parallel input 150 of the digital portion 404. The signal path 442 can be used to re-transmit data from the device 124 to the devices 120, or even the device 124. However, unlike signal paths 434 and 436, digital conversion is necessary.

CONCLUSION

0059While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example, and not limitation. It will be apparent to persons skilled in the relevant art that various changes in form and detail can be made therein without departing from the spirit and scope of the invention.

0060The present invention has been described above with the aid of functional building blocks illustrating the performance of specified functions and relationships thereof. The boundaries of these functional building blocks have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be defined so long as the specified functions and relationships thereof are appropriately performed. Any such alternate boundaries are thus within the scope and spirit of the claimed invention. One skilled in the art will recognize that these functional building blocks can be implemented by analog and/or digital circuits, discrete components, application specific integrated circuits, firmware, processors executing appropriate software and the like or any combination thereof. Thus, the breadth and scope of the present invention should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.

Contents6

Every citation, both ways

Citations
Document	Relation	Office	Cited during
WO0059176A2	Cites	World Intellectual Property Organization (WIPO)	Applicant
WO0147159A1	Cites	World Intellectual Property Organization (WIPO)	Applicant
WO03081785A1	Cites	World Intellectual Property Organization (WIPO)	Applicant
EP0573204A2	Cites	European Patent Office (EPO)	Applicant
EP0856975A2	Cites	European Patent Office (EPO)	Applicant
EP0963080A2	Cites	European Patent Office (EPO)	Applicant
EP1480391A2	Cites	European Patent Office (EPO)	Applicant
US2002019954A1	Cites	United States of America	Applicant
US2002023234A1	Cites	United States of America	Applicant
US2002061012A1	Cites	United States of America	Applicant
US2002089972A1	Cites	United States of America	Applicant
US2003112798A1	Cites	United States of America	Applicant
US2003149922A1	Cites	United States of America	Applicant
US2003179709A1	Cites	United States of America	Applicant
US2003179710A1	Cites	United States of America	Applicant
US2003179711A1	Cites	United States of America	Applicant
US2003179771A1	Cites	United States of America	Applicant
US2003179816A1	Cites	United States of America	Applicant
US2003223469A1	Cites	United States of America	Applicant
US2004017815A1	Cites	United States of America	Applicant
US2005111531A1	Cites	United States of America	Applicant
US2005196119A1	Cites	United States of America	Applicant
US2007022310A1	Cites	United States of America	Applicant
US2008069004A1	Cites	United States of America	Applicant
US2009135890A1	Cites	United States of America	Applicant
US4688208A	Cites	United States of America	Search report
US4862452A	Cites	United States of America	Applicant
US5095308A	Cites	United States of America	Applicant
US5541929A	Cites	United States of America	Applicant
US5577023A	Cites	United States of America	Applicant
US5768301A	Cites	United States of America	Applicant
US5774814A	Cites	United States of America	Applicant
US5790946A	Cites	United States of America	Applicant
US5907553A	Cites	United States of America	Applicant
US6026494A	Cites	United States of America	Applicant
US6065073A	Cites	United States of America	Applicant
US6076175A	Cites	United States of America	Search report
US6215764B1	Cites	United States of America	Applicant
US6393050B1	Cites	United States of America	Applicant
US6418558B1	Cites	United States of America	Applicant
US6442142B1	Cites	United States of America	Applicant
US6459393B1	Cites	United States of America	Applicant
US6487214B1	Cites	United States of America	Applicant
US6516352B1	Cites	United States of America	Applicant
US6678728B1	Cites	United States of America	Applicant
US6691233B1	Cites	United States of America	Applicant
US6697368B2	Cites	United States of America	Applicant
US6718139B1	Cites	United States of America	Applicant
US6721313B1	Cites	United States of America	Search report
US6735244B1	Cites	United States of America	Applicant
US6798784B2	Cites	United States of America	Search report
US6812803B2	Cites	United States of America	Applicant
US6819760B1	Cites	United States of America	Applicant
US6868088B2	Cites	United States of America	Applicant
US6894602B2	Cites	United States of America	Applicant
US6912485B2	Cites	United States of America	Applicant
US6999543B1	Cites	United States of America	Applicant
US7020728B1	Cites	United States of America	Applicant
US7024489B2	Cites	United States of America	Applicant
US7027459B2	Cites	United States of America	Applicant
US7054309B1	Cites	United States of America	Applicant
US7058833B1	Cites	United States of America	Applicant
US7119701B2	Cites	United States of America	Applicant
US7127624B2	Cites	United States of America	Applicant
US7149397B2	Cites	United States of America	Applicant
US7203174B2	Cites	United States of America	Applicant
US7227875B2	Cites	United States of America	Applicant
US7257169B2	Cites	United States of America	Applicant
US7283481B2	Cites	United States of America	Applicant
US7324507B1	Cites	United States of America	Applicant
US7334068B2	Cites	United States of America	Applicant
US7362797B2	Cites	United States of America	Applicant
US7486721B2	Cites	United States of America	Applicant
US20020019954A1	Cites	United States of America	Applicant
US20020023234A1	Cites	United States of America	Applicant
US20020061012A1	Cites	United States of America	Applicant
US20020089972A1	Cites	United States of America	Applicant
US20030112798A1	Cites	United States of America	Applicant
US20030149922A1	Cites	United States of America	Applicant
US20030179709A1	Cites	United States of America	Applicant
US20030179710A1	Cites	United States of America	Applicant
US20030179711A1	Cites	United States of America	Applicant
US20030179771A1	Cites	United States of America	Applicant
US20030179816A1	Cites	United States of America	Applicant
US20030223469A1	Cites	United States of America	Applicant
US20040017815A1	Cites	United States of America	Applicant
US20050111531A1	Cites	United States of America	Applicant
US20050196119A1	Cites	United States of America	Applicant
US20070022310A1	Cites	United States of America	Applicant
US20080069004A1	Cites	United States of America	Applicant
US20090135890A1	Cites	United States of America	Applicant
EP573204A2	Cites	European Patent Office (EPO)	Applicant
EP856975A2	Cites	European Patent Office (EPO)	Applicant
EP856975A3	Cites	European Patent Office (EPO)	Applicant
EP963080A2	Cites	European Patent Office (EPO)	Applicant
EP1480391A3	Cites	European Patent Office (EPO)	Applicant
WO0059176A2	Cites	World Intellectual Property Organization (WIPO)	Applicant
WO0059176A3	Cites	World Intellectual Property Organization (WIPO)	Applicant
WO0147159A1	Cites	World Intellectual Property Organization (WIPO)	Applicant
WO03081785A1	Cites	World Intellectual Property Organization (WIPO)	Applicant

Showing 100 of 144

50 members in 4 offices

This recordMember, by publication datePriority claim

Priority claims18

Priority claims
Document	Office	Kind	Date
36580602	United States of America	P	2002-03-21
36580602	United States of America	P	2002-03-21
39283103	United States of America	A	2003-03-21
39283103	United States of America	A	2003-03-21
89229007	United States of America	A	2007-08-21
89229007	United States of America	A	2007-08-21
32004109	United States of America	A	2009-01-15
32004109	United States of America	A	2009-01-15
65973910	United States of America	A	2010-03-19
10392831	–	–	–
11892290	–	–	–
12320041	–	–	–
60365806	–	–	–
US20020365806P	–	–	–
US20030392831	–	–	–
US20070892290	–	–	–
US20090320041	–	–	–
US20100659739	–	–	–

Members50

Family members, oldest first
Document	Office	Kind
US2003179709A1	United States of America	A1	2003-09-25
US2003179710A1	United States of America	A1	2003-09-25
US2003179711A1	United States of America	A1	2003-09-25
US2003179771A1	United States of America	A1	2003-09-25
US2003179816A1	United States of America	A1	2003-09-25
EP1349325A1	European Patent Office (EPO)	A1	2003-10-01
WO03081785A1	World Intellectual Property Organization (WIPO)	A1	2003-10-02
EP1357703A2	European Patent Office (EPO)	A2	2003-10-29
EP1357708A2	European Patent Office (EPO)	A2	2003-10-29
EP1357709A2	European Patent Office (EPO)	A2	2003-10-29
EP1357703A3	European Patent Office (EPO)	A3	2003-11-12
EP1357708A3	European Patent Office (EPO)	A3	2003-11-12
EP1357709A3	European Patent Office (EPO)	A3	2003-11-12
US2004017815A1	United States of America	A1	2004-01-29
EP1480391A2	European Patent Office (EPO)	A2	2004-11-24
EP1357709B1	European Patent Office (EPO)	B1	2007-01-17
DE60311173D1	Germany	D1	2007-03-08
US7203174B2	United States of America	B2	2007-04-10
EP1480391A3	European Patent Office (EPO)	A3	2007-09-12
EP1357703B1	European Patent Office (EPO)	B1	2007-09-19
US7283481B2	United States of America	B2	2007-10-16
DE60316376D1	Germany	D1	2007-10-31
DE60311173T2	Germany	T2	2007-11-08
EP1349325B1	European Patent Office (EPO)	B1	2007-11-21
US2007291784A1	United States of America	A1	2007-12-20
EP1357708B1	European Patent Office (EPO)	B1	2008-01-02
DE60317594D1	Germany	D1	2008-01-03
DE60318347D1	Germany	D1	2008-02-14
US7334068B2	United States of America	B2	2008-02-19
US2008069004A1	United States of America	A1	2008-03-20
US7362797B2	United States of America	B2	2008-04-22
DE60316376T2	Germany	T2	2008-06-26
DE60317594T2	Germany	T2	2008-10-23
DE60318347T2	Germany	T2	2008-12-11
US7486721B2	United States of America	B2	2009-02-03
US2009125652A1	United States of America	A1	2009-05-14
US2009135890A1	United States of America	A1	2009-05-28
US7706433B2	United States of America	B2	2010-04-27
US7721027B2	United States of America	B2	2010-05-18
US2010177809A1	United States of America	A1	2010-07-15
US2010183059A1	United States of America	A1	2010-07-22
US7787387B2	United States of America	B2	2010-08-31
US2010284419A1	United States of America	A1	2010-11-11
US7890680B2	United States of America	B2	2011-02-15
US2011103440A1	United States of America	A1	2011-05-05
EP1480391B1	European Patent Office (EPO)	B1	2011-07-20
US8046510B2	United States of America	B2	2011-10-25
US8238257B2	United States of America	B2	2012-08-07
US8443124B2This record	United States of America	B2	2013-05-14
US9014014B2	United States of America	B2	2015-04-21

43 transactions on the USPTO file

Allowed after 1 non-final rejection.

Non-final rejections: 1
Final rejections: 0
RCEs: 0
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event	Code
2025-06-16	Expire PatentEXP.	EXP.
2024-12-30	Maintenance Fee Reminder MailedREM.	REM.
2020-09-23	Payment of Maintenance Fee, 8th Year, Large EntityM1552	M1552
2013-06-24	Post Issue Communication - Certificate of CorrectionN423	N423
2013-05-14	Recordation of Patent Grant MailedPGM/	PGM/
2013-05-14	Patent Issue Date Used in PTA CalculationAllowedPTAC	PTAC
2013-04-24	Issue Notification MailedAllowedWPIR	WPIR
2013-04-11	Dispatch to FDCD1935	D1935
2013-04-11	Mail Response to 312 Amendment (PTO-271)MN271	MN271
2013-04-08	Application Is Considered Ready for IssuePILS	PILS
2013-04-08	Response to Amendment under Rule 312N271	N271
2013-04-02	Pubs Case Remand to TCPUBTC	PUBTC
2013-04-01	Amendment after Notice of Allowance (Rule 312)AllowedA.NA	A.NA
2013-04-01	Response to Reasons for AllowanceREAS	REAS
2013-04-01	Issue Fee Payment VerifiedN084	N084
2013-04-01	Issue Fee Payment ReceivedIFEE	IFEE
2012-12-31	Mail Notice of AllowanceAllowedMN/=.	MN/=.
2012-12-29	Notice of Allowance Data Verification CompletedAllowedN/=.	N/=.
2012-12-03	Reasons for AllowanceEX.R	EX.R
2012-09-17	Date Forwarded to ExaminerFWDX	FWDX
2012-09-06	Response after Non-Final ActionA...	A...
2012-09-06	Request for Extension of Time - GrantedXT/G	XT/G
2012-04-06	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2012-03-12	Non-Final RejectionNon-final rejectionCTNF	CTNF
2011-12-19	Case Docketed to Examiner in GAUDOCK	DOCK
2011-12-19	Case Docketed to Examiner in GAUDOCK	DOCK
2011-12-05	Transfer Inquiry to GAUTI1050	TI1050
2011-09-08	Case Docketed to Examiner in GAUDOCK	DOCK
2011-06-21	Case Docketed to Examiner in GAUDOCK	DOCK
2010-08-23	Case Docketed to Examiner in GAUDOCK	DOCK
2010-07-22	Reference capture on IDSRCAP	RCAP
2010-07-22	Information Disclosure Statement (IDS) FiledM844	M844
2010-07-15	PG-Pub Issue NotificationPG-ISSUE	PG-ISSUE
2010-04-06	Change in Power of Attorney (May Include Associate POA)PA..	PA..
2010-04-06	Application Dispatched from OIPEOIPE	OIPE
2010-04-06	Filing ReceiptFLRCPT.O	FLRCPT.O
2010-03-26	Cleared by L&R (LARS)L128	L128
2010-03-26	Referred to Level 2 (LARS) by OIPE CSRL198	L198
2010-03-19	Information Disclosure Statement consideredIDSC	IDSC
2010-03-19	Reference capture on IDSRCAP	RCAP
2010-03-19	Information Disclosure Statement (IDS) FiledM844	M844
2010-03-19	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2010-03-19	Initial Exam Team nnIEXX	IEXX

16 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2025-07-08	Lapsed due to failure to pay maintenance feeLapsedFP	FP
2025-06-16	Lapse for failure to pay maintenance feesLapsedPATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYLAPS	LAPS
2025-06-16	Information on status: patent discontinuationPATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362STCH	STCH
2024-12-30	Fee payment procedureMAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP
2020-09-23	Maintenance fee paymentMAFP	MAFP
2018-10-29	AssignmentAS	AS
2018-10-04	AssignmentAS	AS
2017-02-03	AssignmentAS	AS
2017-02-01	AssignmentAS	AS
2017-02-01	AssignmentAS	AS
2016-11-14	Fee paymentFPAY	FPAY
2016-02-11	AssignmentAS	AS
2016-02-11	AssignmentAS	AS
2013-07-16	Certificate of correctionCC	CC
2013-04-24	Information on status: patent grantGrantedPATENTED CASESTCF	STCF
2010-03-19	AssignmentAS	AS

Physical layer device having an analog SERDES pass through mode

Summary by NHIP

Claim Score by NHIP

Abstract