US7923747B2

Wafer level LED package structure and method for making the same

Summary by NHIP

Wafer-level LED package structure

The structure includes a light-emitting body with positive and negative conducting regions separated by an insulative structure. A second conductive unit forms exposed contact surfaces with areas substantially identical to each other, while an insulating layer sits between these contacts and the underlying insulative structure.

Claim Score by NHIP

Read claim 1, the broadest

Abstract

A wafer level LED package structure includes a light-emitting unit, a first conductive unit, a second conductive unit and an insulative unit. The light-emitting unit has a light-emitting body, a positive conductive layer and a negative conductive layer formed on the light-emitting body, and a first insulative layer formed between the positive conductive layer and the negative conductive layer. The first conductive unit has a first positive conductive layer formed on the positive conductive layer and a first negative conductive layer formed on the negative conductive layer. The second conductive unit has a second positive conductive layer formed on the first positive conductive layer and a second negative conductive layer formed on the first negative conductive layer. The insulative unit has a second insulative layer formed on the first insulative layer and disposed between the second positive conductive layer and the second negative conductive layer.

US7923747B2, drawing sheet 1 — Sheet 1 of 16

Term

2.3 yearsleft in the term

Expires 17 January 2029, including 18 days of term adjustment.

8 claims: 1 independent, 7 dependent

1
Broadest claimClaim Score 32, narrow(NHIP)A wafer level LED package structure, comprising:a light-emitting unit including a light-emitting body having a positive conducting region and a negative conducting region formed on the light-emitting body, an insulative structure formed between and electrically separating the positive conducting region and the negative conducting region;a first conductive unit comprising at least one first positive conductive layer formed on the positive conducting region and at least one first negative conductive layer formed on the negative conducting region of the light-emitting unit respectively;a second conductive unit comprising at least one second positive conductive layer formed on the first positive conductive layer and a second negative conductive layer formed on the first negative conductive layer of the first conductive unit, the second positive conductive layer and the second negative conductive layer forming an exposed positive contact surface and an exposed negative contact surface respectively, wherein the area of the exposed positive contacted surface is substantially identical to the area of the exposed negative contact surface;and an insulative unit having an insulating layer formed on the insulative structure of the light-emitting unit between the second positive conductive layer and the second negative conductive layer, wherein the second insulative layer is separated from the second positive conductive layer by a predetermined distance defining a first gap there-between, and wherein the second insulative layer is separated from the second negative conductive layer by a predetermined distance defining a second gap there-between.

64 paragraphs in 5 sections, as filed

This application claims priority under 35 U.S.C. §119 to Taiwan Patent Application No. 097129856, filed on Aug. 06, 2008, in the Taiwan Intellectual Property Office, the entire contents of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a wafer level LED package structure and a method for making the same, and particularly relates to a wafer level LED package structure for increasing conductive area and heat-dissipating area and a method for making the same.

2. Description of Related Art

Referring to <figref idref="DRAWINGS">FIG. 1</figref>, the prior art provides an LED (Light Emitting Diode) package structure including: a light-emitting body 1, a positive conductive layer P and a negative conductive layer N formed on the light-emitting body 1, a reflecting layer 2 formed on a bottom side of the light-emitting body 1 and a transparent package body 3 for covering the light-emitting body 1.

Moreover, the LED package structure is electrically disposed on a PCB (Printed Circuit Board). The positive conductive layer P and the negative conductive N are electrically connected to the PCB via two wires w. One part of light beam generated from the light-emitting body 1 is directed upward, and another part of the light beams L generated from the light-generating body 1 is projected downwards and is reflected by the reflecting layer 2 in order to generate upward projecting light.

However, the LED package structure of the prior art has the following defects:

1. Only one part of the positive conductive layer P and the negative conductive layer N is exposed, so that the LED package structure cannot provide larger conductive area for generate more lighting power and cannot provide lager heat-dissipating area for obtaining good heat-dissipating efficiency.

2. Because the light-emitting body 1 is covered by the transparent package body 3, heat generated by the light-emitting body 1 cannot be dissipated quickly due to the resistance of the transparent package body 3. Hence, the heat-dissipating efficiency of the LED package structure is bad.

3. The reflecting layer 2, the transparent package body 3 and the two wires w are necessary structures in the LED package structure of the prior art. Hence, the manufacturing cost and manufacturing time of the prior art are increased.

SUMMARY OF THE INVENTION

One particular aspect of the present invention is to provide a wafer level LED package structure for increasing conductive area and heat-dissipating area and a method for making the same. The present invention provides a large-sized second positive conductive layer and a large-sized second negative conductive layer, so that the present invention can provide more lighting power due to the large-sized second positive conductive layer and provide good heat-dissipating efficiency due to the large-sized second negative conductive layer.

In order to achieve the above-mentioned aspects, the present invention provides a wafer level LED package structure for increasing conductive area and heat-dissipating area, including: a light-emitting unit, a first conductive unit, a second conductive unit and an insulative unit. The light-emitting unit has a light-emitting body, a positive conductive layer and a negative conductive layer formed on the light-emitting body, a first insulative layer formed between the positive conductive layer and the negative conductive layer, and a light-emitting area formed in the light-emitting body. The first conductive unit has a first positive conductive layer formed on the positive conductive layer and a first negative conductive layer formed on the negative conductive layer. The second conductive unit has a second positive conductive layer formed on the first positive conductive layer and a second negative conductive layer formed on the first negative conductive layer. The insulative unit has a second insulative layer formed on the first insulative layer and disposed between the second positive conductive layer and the second negative conductive layer.

Moreover, the wafer level LED package structure further includes a phosphor layer formed on a bottom side of the light-emitting unit or on a bottom side and a peripheral side of the light-emitting unit.

In order to achieve the above-mentioned aspects, the present invention provides a method for making a wafer level LED package structure for increasing conductive area and heat-dissipating area, including: providing a wafer having a plurality of light-emitting units, and each light-emitting unit having a light-emitting body, a positive conductive layer and a negative conductive layer formed on the light-emitting body, a first insulative layer formed between the positive conductive layer and the negative conductive layer, and a light-emitting area formed in the light-emitting body; respectively forming a plurality of first conductive units on the light-emitting units, and each first conductive unit having a first positive conductive layer formed on the corresponding positive conductive layer and a first negative conductive layer formed on the corresponding negative conductive layer; respectively forming a plurality of second insulative layers on the first insulative layers; and respectively forming a plurality of second conductive units on the first conductive units, each second conductive unit having a second positive conductive layer formed on the corresponding first positive conductive layer and a second negative conductive layer formed on the corresponding first negative conductive layer, and each second insulative layer being disposed between each second positive conductive layer and each second negative conductive layer.

Furthermore, after the step of respectively forming a plurality of second conductive units on the first conductive units, the method further includes the following two different aspects:

The first aspect is: overturning the wafer and placing the wafer on a heatproof polymer substrate; forming a phosphor layer on a bottom side of each light-emitting unit; and cutting the wafer in order to form a plurality of LED package structure.

The second aspect is: overturning the wafer and placing the wafer on a heatproof polymer substrate; firstly cutting the wafer to form a plurality of grooves between the light-emitting units; filling phosphor materials into the grooves; solidifying the phosphor materials to form a phosphor layer on a bottom side and a peripheral side of each light-emitting unit; and secondly cutting the wafer in order to form a plurality of LED package structure.

Hence, the present invention has the following advantages:

1. With regards to the first embodiment, because the second conductive unit has a second positive conductive layer formed on the corresponding first positive conductive layer and a second negative conductive layer formed on the corresponding first negative conductive layer, and each second insulative layer is disposed between each second positive conductive layer and each second negative conductive layer, so that the second positive conductive layer and the second negative conductive layer can provide larger conductive area and lager heat-dissipating area. Hence, the present invention can provide more lighting power due to the larger conductive area and provide good heat-dissipating efficiency due to the lager heat-dissipating area.

2. With regards to the first embodiment, the phosphor layer formed on the bottom side of the Al2O3 substrate mates with the light beams generated from light-emitting area in order to provide white light. With regards to the second embodiment, the phosphor layer is formed on the bottom side and the peripheral side of the light-emitting unit in order to mate with the light beams generated from light-emitting area for providing white light.

3. The present invention does not need to use reflecting layer, the transparent package body and the wires as shown in prior art. Hence, the manufacturing cost and manufacturing time of the present invention are decreased.

It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed. Other advantages and features of the invention will be apparent from the following description, drawings and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

The various objects and advantages of the present invention will be more readily understood from the following detailed description when read in conjunction with the appended drawings, in which:

<figref idref="DRAWINGS">FIG. 1</figref> is a lateral, schematic view of an LED package structure of the prior art;

<figref idref="DRAWINGS">FIGS. 2-1</figref> and 2-2 are a flowchart of a method for making a wafer level LED package structure for increasing conductive area and heat-dissipating area according to the first embodiment of the present invention;

<figref idref="DRAWINGS">FIGS. 2A to 2K</figref> are lateral, schematic views of a wafer level LED package structure for increasing conductive area and heat-dissipating area according to the first embodiment of the present invention, at different stages of the packaging processes, respectively;

<figref idref="DRAWINGS">FIG. 2L</figref> is a lateral, schematic view of a wafer level LED package structure electrically disposed on a PCB via solder glue according to the first embodiment of the present invention;

<figref idref="DRAWINGS">FIG. 3</figref> is a partial flowchart of a method for making a wafer level LED package structure for increasing conductive area and heat-dissipating area according to the second embodiment of the present invention;

<figref idref="DRAWINGS">FIGS. 3A to 3C</figref> are lateral, schematic views of a wafer level LED package structure for increasing conductive area and heat-dissipating area according to the second embodiment of the present invention, at different stages of the partial packaging processes, respectively; and

<figref idref="DRAWINGS">FIG. 3D</figref> is a lateral, schematic view of a wafer level LED package structure electrically disposed on a PCB via solder glue according to the second embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2A to 2K, the first embodiment of the present invention provides a method for making a wafer level LED package structure for increasing conductive area and heat-dissipating area. The method includes following steps:

The step S100 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2A, providing a wafer W having a plurality of light-emitting units 1a (only shown one light-emitting units 1a in Figures), each light-emitting unit 1a having a light-emitting body 10a, a positive conductive layer Pa (P-type semiconductor material layer) and a negative conductive layer Na (N-type semiconductor material layer) formed on the light-emitting body 10a, a first insulative layer 11a formed between the positive conductive layer Pa and the negative conductive layer Na, and a light-emitting area Aa formed in the light-emitting body 10a. In addition, the first insulative layers 11a can be polymer layers or ceramic layers.

Moreover, the light-emitting body 10a has an Al2O3 substrate 100a, a negative GaN conductive layer 101a formed on the Al2O3 substrate 100a, and a positive GaN conductive layer 102a formed on the negative GaN conductive layer 101a. The positive conductive layer Pa is formed on the positive GaN conductive layer 102a, the negative conductive layer Na is formed on the negative GaN conductive layer 101a, and the first insulative layer 11a is formed on the negative GaN conductive layer 101a and disposed between the positive conductive layer Pa, the negative conductive layer Na and the positive GaN conductive layer 102a. In addition, the positive conductive layer Pa has a positive conductive area P1a formed on its top surface, the negative conductive layer Na has a negative conductive area N1a formed on its top surface, and one part of the positive conductive area P1a and one part of the negative conductive area N1a are covered by the first insulative layer 11a.

The step S102 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2B, forming a first conductive layer Ma on the positive conductive layer Pa, the negative conductive layer Na and the first insulative layer 11a of each light-emitting unit 1a. In addition, the first conductive layer Ma is a conductive metal layer that is formed by electroless plating such as chemical evaporation, physical evaporation or sputtering.

The step S104 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2C, forming a photoresistant layer Ra on the first conductive layer Ma.

The step S106 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2D, removing one part of the photoresistant layer Ra to form a plurality of blind holes R1a, one part of the first conductive layer Ma that has been formed on the first insulative layer 11a of each light-emitting unit 1a being exposed by each blind hole R1a. In addition, one part of the photoresistant layer Ra is removed by matching exposure and development to form a removed photoresistant layer Ra′.

The step S108 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2E, removing one part of the first conductive layer Ma that has been exposed by each blind hole R1a. In addition, one part of the first conductive layer Ma that has been exposed by each blind hole R1a is removed by etching to form a removed first conductive layer Ma′.

The step S110 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2F, removing another part of the photoresistant layer Ra′ in order to form a first positive conductive layer 2Pa and a first negative conductive layer 2Na of each light-emitting unit 1a. In addition, the first positive conductive layer 2Pa and the first negative conductive layer 2Na can be made of TiW alloy or NiV alloy etc.

In other words, after the step of S100, the steps from S102 to S110 disclose “respectively forming a plurality of first conductive units 2a on the light-emitting units 1a. Each first conductive unit 2a (the first conductive layer Ma′) has a first positive conductive layer 2Pa formed on the corresponding positive conductive layer Pa and a first negative conductive layer 2Na formed on the corresponding negative conductive layer Na. In addition, the first positive conductive layer 2Pa and the first negative conductive layer 2Na are insulated from each other. The first positive conductive layer 2Pa is formed on another part of the positive conductive area P1a and on one part of the first insulative layer 11a, and the first negative conductive layer 2Na is formed on another part of the negative conductive area N1a and on one part of the first insulative layer 11a.

The step S112 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2G, forming an insulative material Sa on one part of the first insulative layer 11a of each light-emitting unit 1a and on the first positive conductive layer 2Pa and the first negative conductive layer 2Na.

The step S114 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2H, removing one part of the insulative material Sa that has been formed on the first positive conductive layer 2Pa and the first negative conductive layer 2Na in order to respectively form a plurality of second insulative layers 3a on the first insulative layers 11a. In addition, the second insulative layers 3a can be polymer layers or ceramic layers.

The step S116 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2I, respectively forming a plurality of second conductive units 4a on the first conductive units 2a, each second conductive unit 4a having a second positive conductive layer 4Pa formed on the corresponding first positive conductive layer 2Pa and a second negative conductive layer 4Na formed on the corresponding first negative conductive layer 2Na, and each second insulative layer 3a being disposed between each second positive conductive layer 4Pa and each second negative conductive layer 4Na. Each second insulative layer 3a is separated from each second positive conductive layer 4Pa and each second negative conductive layer 4Na by a predetermined distance. In the present invention, the second positive conductive layer 4Pa is composed of at least three conductive layers applied upon each other by electroplating, and the second negative conductive layer 4Na is composed of at least three conductive layers applied upon each other by electroplating. The conductive layers are a Copper (Cu) layer, a Nickel (Ni) layer and a Gold/Tin (Au/Sn) layer, whereby the Nickel layer is formed on the copper layer, and the Gold/Tin layer is formed on the Nickel layer.

According to different requirements, the second positive conductive layer 4Pa is composed of at least two conductive layers applied upon each other by electroplating, and the second negative conductive layer 4Na is composed of at least two conductive layers applied upon each other by electroplating. The conductive layers are a Nickel (Ni) layer and a Gold/Tin (Au/Sn) layer, whereby the Gold/Tin layer is formed on the Nickel layer In other words, the second positive conductive layer 4Pa composed of more than two conductive layers applied upon each other and the second negative conductive layer 4Na composed of more than two conductive layers applied upon each other are protected in the present invention.

The step S118 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2J, overturning the wafer W and placing the wafer W on a heatproof polymer substrate S.

The step S120 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2J, forming a phosphor layer 5a on a bottom side of each light-emitting unit 1a. In other words, the wafer W is overturned and the phosphor layer 5a is formed on the bottom side of the Al2O3 substrate 100a. In addition, the phosphor layer 5a is fluorescent resin that can be formed by mixing silicone and fluorescent powder or mixing epoxy and fluorescent powder.

The step S122 is: referring to <figref idref="DRAWINGS">FIGS. 2-1</figref>, 2-2 and 2K, cutting the wafer W along a line X-X of <figref idref="DRAWINGS">FIG. 2J</figref> in order to form a plurality of LED package structure Za. Each LED package structure Za has a phosphor layer 5a′ formed on its bottom side. In addition, each LED package structure Za is electrically disposed on a PCB (Printed Circuit Board) P via at least two solder balls Ba. Light beams La generated from the light-generating area Aa of each LED package structure Za pass through the phosphor layer 5a′ in order to provide illumination. Furthermore, one part of the light beams generated from the light-generating area Aa is projected downwards and is reflected by the positive conductive layer Pa and the negative conductive layer Na in order to generate upward projecting light.

Therefore, referring to <figref idref="DRAWINGS">FIG. 2K</figref>, the first embodiment of the present invention provides a wafer level LED package structure for increasing conductive area and heat-dissipating area, including: a light-emitting unit 1a, a first conductive unit 2a, a second conductive unit 4a, an insulative unit (a second insulative layer 3a), and a phosphor layer 5a′.

The light-emitting unit 1a has a light-emitting body 10a, a positive conductive layer Pa and a negative conductive layer Na formed on the light-emitting body 10a, a first insulative layer 11a formed between the positive conductive layer Pa and the negative conductive layer Na, and a light-emitting area Aa formed in the light-emitting body 10a. In addition, the light-emitting body 10a has an Al2O3 substrate 100a, a negative GaN conductive layer 101a formed on the Al2O3 substrate 100a, and a positive GaN conductive layer 102a formed on the negative GaN conductive layer 101a. The positive conductive layer Pa is formed on the positive GaN conductive layer 102a, the negative conductive layer Na is formed on the negative GaN conductive layer 101a, and the first insulative layer 11a is formed on the negative GaN conductive layer 101a and disposed between the positive conductive layer Pa, the negative conductive layer Na and the positive GaN conductive layer 102a. In addition, the positive conductive layer Pa has a positive conductive area P1a formed on its top surface, the negative conductive layer Na has a negative conductive area N1a formed on its top surface, and one part of the positive conductive area P1a and one part of the negative conductive area N1a are covered by the first insulative layer 11a.

Moreover, the first conductive unit 2a has a first positive conductive layer 2Pa formed on the positive conductive layer Pa and a first negative conductive layer 2Na formed on the negative conductive layer Na. In addition, the first positive conductive layer 2Pa and the first negative conductive layer 2Na are insulated from each other. The first positive conductive layer 2Pa is formed on another part of the positive conductive area P1a and on one part of the first insulative layer 11a, and the first negative conductive layer 2Na is formed on another part of the negative conductive area N1a and on one part of the first insulative layer 11a.

Furthermore, the second conductive unit 4a has a second positive conductive layer 4Pa formed on the first positive conductive layer 2Pa and a second negative conductive layer 4Na formed on the first negative conductive layer 2Na. Each second insulative layer 3a is disposed between each second positive conductive layer 4Pa and each second negative conductive layer 4Na. Each second insulative layer 3a is separated from each second positive conductive layer 4Pa and each second negative conductive layer 4Na by a predetermined distance. In the present invention, the second positive conductive layer 4Pa is composed of at least three conductive layers applied upon each other by electroplating, and the second negative conductive layer 4Na is composed of at least three conductive layers applied upon each other by electroplating. The conductive layers are a Copper (Cu) layer, a Nickel (Ni) layer and a Gold/Tin (Au/Sn) layer, whereby the Nickel layer is formed on the copper layer, and the Gold/Tin layer is formed on the Nickel layer

In addition, the second insulative layer 3a is formed on the first insulative layer 11a and disposed between the second positive conductive layer 4Pa and the second negative conductive layer 4Na. Furthermore, the phosphor layer 5a′ formed on the bottom side of the Al2O3 substrate 100a mates with the light beams La generated from light-emitting area Aa in order to provide white light.

Referring to <figref idref="DRAWINGS">FIG. 2L</figref>, each LED package structure Za is electrically disposed on a PCB (Printed Circuit Board) P via at least two layers of solder glue Ba′.

Referring to <figref idref="DRAWINGS">FIGS. 3 and 3A</figref> to 3C, the difference between the second embodiment and the first embodiment is that: after the step of overturning the wafer W and placing the wafer W on a heatproof polymer substrate S, the method of the second embodiment further includes following steps:

The step S200 is: referring to <figref idref="DRAWINGS">FIGS. 3 and 3A</figref>, firstly cutting the wafer W to form a plurality of grooves C between the light-emitting units 1b.

The step S202 is: referring to <figref idref="DRAWINGS">FIGS. 3 and 3B</figref>, filling phosphor materials (not shown) into the grooves C. In addition, the phosphor materials are fluorescent resin that can be formed by mixing silicone and fluorescent powder or mixing epoxy and fluorescent powder.

The step S204 is: referring to <figref idref="DRAWINGS">FIGS. 3 and 3B</figref>, solidifying the phosphor materials to form a phosphor layer 5b on a bottom side and a peripheral side of each light-emitting unit 1b.

The step S206 is: referring to <figref idref="DRAWINGS">FIGS. 3 and 3C</figref>, secondly cutting the wafer W along a line Y-Y of <figref idref="DRAWINGS">FIG. 3B</figref> in order to form a plurality of LED package structure Zb. Each LED package structure Zb has a phosphor layer 5b′ formed on a bottom side and a peripheral side of the light-emitting unit 1b or on a bottom side and a peripheral side of each LED package structure Zb. In addition, each LED package structure Zb is electrically disposed on a PCB (Printed Circuit Board) P via at least two solder balls Bb. Light beams Lb generated from the light-generating area Ab of each LED package structure Zb pass through the phosphor layer 5b′ in order to provide illumination.

Therefore, referring to <figref idref="DRAWINGS">FIG. 3C</figref>, the difference between the second embodiment and the first embodiment is that: the phosphor layer 5b′ is formed on the bottom side and the peripheral side of the light-emitting unit 1b or on the bottom side and the peripheral side of each LED package structure Zb in order to mate with the light beams Lb generated from light-emitting area Ab for providing white light.

Referring to <figref idref="DRAWINGS">FIG. 3D</figref>, each LED package structure Zb is electrically disposed on a PCB (Printed Circuit Board) P via at least two layers of solder glue Bb′.

In conclusion, the present invention has the following advantages:

1. With regards to the first embodiment, because the second conductive unit 4a has a second positive conductive layer 4Pa formed on the corresponding first positive conductive layer 2Pa and a second negative conductive layer 4Na formed on the corresponding first negative conductive layer 2Na, and each second insulative layer 3a is disposed between each second positive conductive layer 4Pa and each second negative conductive layer 4Na, so that the second positive conductive layer 4Pa and the second negative conductive layer 4Na can provide larger conductive area and lager heat-dissipating area. Hence, the present invention can provide more lighting power due to the larger conductive area and provide good heat-dissipating efficiency due to the lager heat-dissipating area.

2. With regards to the first embodiment, the phosphor layer 5a′ formed on the bottom side of the Al2O3 substrate 100a mates with the light beams La generated from light-emitting area Aa in order to provide white light. With regards to the second embodiment, the phosphor layer 5b′ is formed on the bottom side and the peripheral side of the light-emitting unit 1b in order to mate with the light beams Lb generated from light-emitting area Ab for providing white light.

Although the present invention has been described with reference to the preferred best molds thereof, it will be understood that the invention is not limited to the details thereof. Various substitutions and modifications have been suggested in the foregoing description, and others will occur to those of ordinary skill in the art. Therefore, all such substitutions and modifications are intended to be embraced within the scope of the invention as defined in the appended claims.

Contents5

Every citation, both ways

Citations
Document	Relation	Office	Cited during
US2016247982A1	Cited by	United States of America	Pre-grant
US2018190627A1	Cited by	United States of America	Pre-grant
US2018190627A1	Cited by	United States of America	Search report
US2003010986A1	Cites	United States of America	Search report
US6110823A	Cites	United States of America	Search report
US6185238B1	Cites	United States of America	Search report
US6655810B2	Cites	United States of America	Search report
US6977396B2	Cites	United States of America	Search report
US20030010986A1	Cites	United States of America	Search report

3 members in 2 offices

This recordMember, by publication datePriority claim

Priority claims5

Priority claims
Document	Office	Kind	Date
97129856	Taiwan Province of China	A	2008-08-06
97129856	Taiwan Province of China	A	2008-08-06
97129856A	Taiwan Province of China	–	2008-08-06
97129856A	–	–	–
TW20080129856	–	–	–

Members3

Family members, oldest first
Document	Office	Kind
US2010032706A1	United States of America	A1	2010-02-11
TW201007898A	Taiwan Province of China	A	2010-02-16
US7923747B2This record	United States of America	B2	2011-04-12

33 transactions on the USPTO file

Allowed after 1 non-final rejection.

Non-final rejections: 1
Final rejections: 0
RCEs: 0
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event	Code
2022-10-04	Payment of Maintenance Fee, 12th Year, Large EntityM1553	M1553
2018-09-07	Payment of Maintenance Fee, 8th Year, Large EntityM1552	M1552
2014-10-10	Entity Status Set To Undiscounted (Initial Default Setting or Status Change)BIG.	BIG.
2011-04-12	Recordation of Patent Grant MailedPGM/	PGM/
2011-04-12	Patent Issue Date Used in PTA CalculationAllowedPTAC	PTAC
2011-03-23	Issue Notification MailedAllowedWPIR	WPIR
2011-03-10	Dispatch to FDCD1935	D1935
2011-03-10	Application Is Considered Ready for IssuePILS	PILS
2011-03-08	Issue Fee Payment VerifiedN084	N084
2011-03-08	Issue Fee Payment ReceivedIFEE	IFEE
2010-12-10	Mail Notice of AllowanceAllowedMN/=.	MN/=.
2010-12-08	Notice of Allowance Data Verification CompletedAllowedN/=.	N/=.
2010-09-28	Date Forwarded to ExaminerFWDX	FWDX
2010-09-23	Response after Non-Final ActionA...	A...
2010-06-25	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2010-06-21	Non-Final RejectionNon-final rejectionCTNF	CTNF
2010-04-26	Date Forwarded to ExaminerFWDX	FWDX
2010-04-16	Miscellaneous Incoming LetterLET.	LET.
2010-04-16	Response to Election / Restriction FiledELC.	ELC.
2010-03-18	Mail Restriction RequirementMCTRS	MCTRS
2010-03-15	Restriction/Election RequirementCTRS	CTRS
2010-03-02	Case Docketed to Examiner in GAUDOCK	DOCK
2010-02-11	PG-Pub Issue NotificationPG-ISSUE	PG-ISSUE
2009-05-16	Case Docketed to Examiner in GAUDOCK	DOCK
2009-04-29	IFW TSS Processing by Tech Center CompleteTSSCOMP	TSSCOMP
2009-03-06	Request for Foreign Priority (Priority Papers May Be Included)RQPR	RQPR
2009-02-09	Application Dispatched from OIPEOIPE	OIPE
2009-01-15	Sent to Classification ContractorPGPC	PGPC
2009-01-15	Application Is Now CompleteCOMP	COMP
2009-01-15	Filing ReceiptFLRCPT.O	FLRCPT.O
2009-01-05	Cleared by OIPE CSRL194	L194
2008-12-30	IFW Scan & PACR Auto Security ReviewSCAN	SCAN
2008-12-30	Initial Exam Team nnIEXX	IEXX

8 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2022-10-04	Maintenance fee paymentMAFP	MAFP
2018-09-07	Maintenance fee paymentMAFP	MAFP
2014-09-10	Fee paymentFPAY	FPAY
2013-10-31	Fee payment procedurePAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP
2013-10-31	RefundREFUND - SURCHARGE, PETITION TO ACCEPT PYMT AFTER EXP, UNINTENTIONAL (ORIGINAL EVENT CODE: R2551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYREFU	REFU
2011-03-23	Information on status: patent grantGrantedPATENTED CASESTCF	STCF
2008-12-30	AssignmentAS	AS
2008-12-30	AssignmentAS	AS

Wafer level LED package structure and method for making the same

Summary by NHIP

Claim Score by NHIP

Abstract