US7664012B2

Solid-state ethernet by-pass switch circuitry

Summary by NHIP

Solid-state Ethernet bypass switch

The solid-state Ethernet bypass switch connects three devices using a switching circuit with normal and bypass states. The circuit derives power from Ethernet signals and routes the first connection to either the second or third connection depending on its state.

Claim Score by NHIP

Read claim 1, the broadest

Abstract

A solid-state Ethernet by-pass switch includes a first connection that accepts transmit and receive lines from a first Ethernet device, a second connection that accepts transmit and receive lines from a second Ethernet device, a third connection that accepts transmit and receive lines from a third Ethernet device and a solid-state switching device having a normal state and a by-pass state. When configured in the normal state, the solid-state switching device couples the transmit and receive lines from the first connection to the transmit and receive lines from the second connection. When configured in the by-pass state, the solid-state switching device couples the transmit and receive lines from the first connection to the transmit and receive lines from the third connection.

US7664012B2, drawing sheet 1 — Sheet 1 of 5

Term

Projected expiry 13 June 2028.

9 claims: 2 independent, 7 dependent

1
Broadest claimClaim Score 45, average(NHIP)A solid-state Ethernet by-pass switch comprising:a first connection that accepts transmit and receive lines from a first Ethernet device;a second connection that accepts transmit and receive lines from a second Ethernet device;a third connection that accepts transmit and receive lines from a third Ethernet device;and a solid-state switching circuit having a normal state and a by-pass state, the solid-state Ethernet by-pass switch deriving power from Ethernet signals without needing external power, such that, when configured in the normal state, the solid-state switching circuit couples the transmit and receive lines from the first connection to the transmit and receive lines from the second connection, and when configured in the by-pass state, the solid-state switching circuit couples the transmit and receive lines from the first connection to the transmit and receive lines from the third connection.
6
A solid-state Ethernet by-pass switch having a normal state and a by-pass state, the solid-state Ethernet by-pass switch comprising:a first connection that accepts transmit and receive lines from a first Ethernet device;a second connection that accepts primary transmit and receive lines from a second Ethernet device;a third connection that accepts transmit and receive lines from a third Ethernet device;a fourth connection that accepts secondary transmit and receive lines from the second Ethernet device;a first solid-state switching device coupling the transmit line of the first connection to the receive line of the second connection when configured in the normal state and coupling the transmit line of the first connection to the receive line of the third connection when configured in the bypass state;a second solid-state switching device coupling the transmit line of the third connection to the receive line of the fourth connection when configured in the normal state and coupling the transmit line of the third connection to the receive line of the first connection when configured in the by-pass state;a third solid-state switching device coupling the transmit line of the second connection to the receive line of the first connection when configured in the normal state and opening the transmit line of the second connection when configured in the by-pass state;and a fourth solid-state switching device coupling the transmit line of the fourth connection to the receive line of the third connection when configured in the normal state and opening the transmit line of the fourth connection when configured in the by-pass state.

Independent claims2

27 paragraphs in 5 sections, as filed

This application claims priority to U.S. Provisional Patent Application No. 60/682,314 filed on May 18, 2005 entitled “Solid-State Ethernet By-Pass Switch Circuitry.”

BACKGROUND OF THE INVENTION

The present invention relates generally to a by-pass switch circuit for systems with Ethernet interfaces such as those compliant to Institute of Electrical and Electronics Engineers (IEEE) 802.11 Specification, and more particularly, the present invention relates to a solid-state Ethernet by-pass switch circuit for systems with Ethernet interfaces.

Ethernet communications networks are well known in the art. The IEEE has set forth standards for Ethernet networks such as IEEE 802.11. Ethernet communications can occur over hard-wired or wireless local area networks (LANs) as well as wide area networks (WANs). In hardwired communications networks, the wiring is referred to as the “physical layer” and may include wire which is considered to be American National Standards Institute (ANSI)/Telecommunications Industry Association (TIA)/Electronic Industries Alliance (EIA) standard category-3 (CAT-3), category-5 (CAT-5), category-6 (CAT-6) and the like.

An Ethernet by-pass switch is required when an Ethernet device is not operable and must be by-passed to maintain communication between other devices on the network. An Ethernet by-pass switch presents design challenges in providing a rugged, high reliable mechanism to switch Ethernet signals from an input port to an output port in order to maintain the network connectivity.

It is desirable to provide a solid-state Ethernet by-pass switch. It is also desirable to provide a solid-state Ethernet by-pass switch that derives operational power from Ethernet signals without needing external power. Further, it is desirable for the Ethernet by-pass switch to be operational when there is no power from a host Ethernet device.

BRIEF SUMMARY OF THE INVENTION

Briefly stated, an embodiment of the present invention comprises a solid-state Ethernet by-pass switch. The solid-state Ethernet by-pass switch includes a first connection that accepts transmit and receive lines from a first Ethernet device, a second connection that accepts transmit and receive lines from a second Ethernet device, a third connection that accepts transmit and receive lines from a third Ethernet device and a solid-state switching circuit having a normal state and a by-pass state. When configured in the normal state, the solid-state switching circuit couples the transmit and receive lines from the first connection to the transmit and receive lines from the second connection. When configured in the by-pass state, the solid-state switching circuit couples the transmit and receive lines from the first connection to the transmit and receive lines from the third connection.

Another embodiment of the present invention also comprises a solid-state Ethernet by-pass switch having a normal state and a by-pass state. The solid-state Ethernet by-pass switch includes a first connection that accepts transmit and receive lines from a first Ethernet device, a second connection that accepts primary transmit and receive lines from a second Ethernet device, a third connection that accepts transmit and receive lines from a third Ethernet device, and a fourth connection that accepts secondary transmit and receive lines from the second Ethernet device. The solid-state Ethernet by-pass switch includes first, second, third and fourth solid state switching devices. The first solid-state switching device couples the transmit line of the first connection to the receive line of the second connection when configured in the normal state and couples the transmit line of the first connection to the receive line of the third connection when configured in the bypass state. The second solid-state switching device couples the transmit line of the third connection to the receive line of the fourth connection when configured in the normal state and couples the transmit line of the third connection to the receive line of the first connection when configured in the by-pass state. The third solid-state switching device couples the transmit line of the second connection to the receive line of the first connection when configured in the normal state and opens the transmit line of the second connection when configured in the by-pass state. The fourth solid-state switching device couples the transmit line of the fourth connection to the receive line of the third connection when configured in the normal state and opens the transmit line of the fourth connection when configured in the by-pass state.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The foregoing summary, as well as the following detailed description of the invention, will be better understood when read in conjunction with the appended drawings. For the purpose of illustrating the invention, there are shown in the drawings embodiments which are presently preferred. It should be understood, however, that the invention is not limited to the precise arrangements and instrumentalities shown. In the drawings:

<figref idrefs="DRAWINGS">FIG. 1</figref> is a schematic block diagram depicting a solid-state Ethernet by-pass switch in accordance with preferred embodiments of the present invention in a normal state;

<figref idrefs="DRAWINGS">FIG. 2</figref> is a schematic block diagram depicting the solid-state Ethernet by-pass switch of <figref idrefs="DRAWINGS">FIG. 1</figref> in a by-pass state;

<figref idrefs="DRAWINGS">FIG. 3</figref> is an electrical schematic diagram of a detailed implementation of a transmit portion of a control circuit for an Ethernet by-pass switch in accordance with the present invention; and

<figref idrefs="DRAWINGS">FIG. 4</figref> is an electrical schematic of a detailed implementation of a control circuit for an Ethernet by-pass switch in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Certain terminology is used in the following description for convenience only and is not limiting. The words “right”, “left”, “lower”, and “upper” designate directions in the drawings to which reference is made. The words “inwardly” and “outwardly” refer direction toward and away from, respectively, the geometric center of the object described and designated parts thereof. The terminology includes the words above specifically mentioned, derivatives thereof and words of similar import. Additionally, the word “a” as used in the claims and in the corresponding portion of the specification, means “at least one.”

Referring to <figref idrefs="DRAWINGS">FIGS. 1-4</figref> in detail, wherein like numbers refer to like elements throughout, <figref idrefs="DRAWINGS">FIG. 1</figref> schematically illustrates a solid-state Ethernet by-pass switch 100 in accordance with preferred embodiments of the present invention. Signals from a master unit 40 of the network are directed to a primary host unit 50 and in turn the primary host unit 50 is able to communicate with a secondary host unit 60. <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates the solid-state Ethernet by-pass switch 100 in an “OFF” or “normal state” (i.e., not in by-pass). <figref idrefs="DRAWINGS">FIG. 2</figref> schematically illustrates the operation of the solid-state Ethernet by-pass switch 100 when the solid-state Ethernet by-pass switch 100 is in the “ON” or “by-pass state.” When the solid-state Ethernet by-pass switch 100 is in the by-pass state, signals from the master unit 40 are routed directly to the secondary host unit 60 thereby by-passing the primary host unit 50.

The solid-state Ethernet by-pass switch 100 includes four switch sections or solid-state switching devices 101-104 which together form a solid-state switching circuit 101-104. Preferably, solid-state switching devices 101 and 102 are identical in circuit composition, and preferably, solid-state switching devices 103 and 104 are identical in circuit composition and are simpler forms of the solid-state switching devices 101 and 102. Alternately, all of the solid-state switching devices 101-104 may be identical in circuit composition or all may be different in circuit composition.

An Ethernet by-pass switch 100 is required when an Ethernet device, such as the primary host unit 50, is not operable or not fully operable and must be “by-passed” to maintain communication between other devices, such as the secondary unit 60, on the Ethernet communications network, such as between the master Ethernet unit 40 and the secondary host unit 60. The Ethernet by-pass switch 100 presents design challenges in providing a rugged, high reliable mechanism to switch Ethernet signals from an input port 111 to an output port 112, 113 in order to maintain the network connectivity. The design must be operational when there is no power from the primary host unit 50. The Ethernet by-pass switch 100 preferably operates in harsh environments, such as within the equipment bay of an aircraft where shock and vibration can greatly stress traditional electro-mechanical solutions to the by-pass requirement.

Thus, broadly, the solid-state Ethernet by-pass switch 100 includes a first connection 111 that accepts transmit and receive lines XMT, RCV from a first Ethernet device (master Ethernet unit) 40; a second connection 112 that accepts transmit and receive lines XMT, RCV from a second Ethernet device (primary host unit) 50; a third connection 113 that accepts transmit and receive lines XMT, RCV from a third Ethernet device (secondary host unit) 60; and a solid-state switching circuit comprising solid state switching devices 101-104 having a normal state and a by-pass state. When configured in the normal state, the solid-state switching circuit 101-104 couples the transmit and receive lines XMT, RCV from the first connection 111 to the transmit and receive lines XMT, RCV from the second connection 112. When configured in the by-pass state, the solid-state switching circuit 101-104 couples the transmit and receive lines XMT, RCV from the first connection 111 to the transmit and receive lines XMT, RCV from the third connection 113. The solid-state Ethernet by-pass switch 100 further includes a fourth connection 114 that accepts secondary transmit and receive lines XMT, RCV from the second Ethernet device 50. When configured in the normal state, the solid-state switching circuit 101-104 couples the transmit and receive lines XMT, RCV from the fourth connection 114 to the transmit and receive lines XMT, RCV from the third connection 113. When configured in the by-pass state, the solid-state switching circuit 101-104 renders the second connection 112 and the fourth connection 114 effectively “open-circuited” with respect to the first and third connections 111, 113, i.e., not connected to another connection 111, 113.

In particular, the first solid-state switching device 101 couples the transmit line XMT of the first connection 111 to the receive line RCV of the second connection 112 when configured in the normal state and couples the transmit line XMT of the first connection 111 to the receive line RCV of the third connection 113 when configured in the bypass state. The second solid-state switching device 102 couples the transmit line XMT of the third connection 113 to the receive line RCV of the fourth connection 114 when configured in the normal state and couples the transmit line XMT of the third connection 113 to the receive line RCV of the first connection 111 when configured in the by-pass state. The third solid-state switching device 103 couples the transmit line XMT of the second connection 112 to the receive line RCV of the first connection 111 when configured in the normal state and opens the transmit line XMT of the second connection 112 when configured in the by-pass state. The fourth solid-state switching device 104 couples the transmit line XMT of the fourth connection 114 to the receive line RCV of the third connection 113 when configured in the normal state and “opens” the transmit line XMT of the fourth connection 114 when configured in the by-pass state. The second connection 112 and the fourth connection 114 may be normally resident in the host device 50 which is required to be by-passed.

The solid-state Ethernet by-pass switch 100 is designed to operate as a “fail-safe” device in that it automatically switches to the “by-pass” state when power is removed from the primary host unit 50. The Solid-state Ethernet by-pass switch 100 is configured to allow the primary host unit 50 to be by-passed when either (i) power is lost or (ii) a control signal is not asserted.

The solid-state Ethernet by-pass switch 100 is also symmetrical in its architecture and the predisposition of the lines of the transmit XMT and the receive RCV pair need not be known for proper operation. Therefore, the solid-state Ethernet by-pass switch 100 also includes “Auto-Crossover” switching of the transmit XMT and the receive RCV functions.

The solid-state Ethernet by-pass switch 100 uses a plurality of Field Effect Transistors (FETs) M1-M32 (<figref idrefs="DRAWINGS">FIGS. 3-4</figref>) and contains circuitry which “self-biases” the FETs M1-M32 by sampling the Ethernet differential lines XMT, RCV to provide the necessary bias for the operation of the FETs M1-M10. Thus, the solid-state Ethernet by-pass switch 100 (parasitically) derives power from the Ethernet signals. In other words, the solid-state Ethernet by-pass switch 100 is powered from the Ethernet signal power itself with no other external or internal source of power. A control signal is able to disable the by-pass path and establish a non-by-pass path. In this manner, the by-pass is accomplished with a self-energizing circuit that requires no external power source.

A detailed implementation of a transmit portion of the Ethernet by-pass switch 100 is depicted in <figref idrefs="DRAWINGS">FIG. 3</figref>. A receive portion of the Ethernet by-pass switch 100 would be similarly implemented. As shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, the by-pass path has a bias network that samples the Ethernet signal and provides sufficient voltage to turn ON FETs M1, M2, M3, and M4. This establishes a low impedance path to the secondary unit 60. FET devices M5, M6, M7 and M8 receive no bias and are in the OFF or high impedance state. This condition is required to maintain proper termination of the Ethernet cable at all times. An inductor L1 graphically represents the load of each of the Ethernet source unit 40, primary host unit 50 and secondary host unit 60, for simplicity, but any known circuitry may be utilized therein.

As long as the primary host unit 50 is operational, a control signal is generated which causes: (i) FETs M9 and M10 to be biased ON which results in shutting off devices M1, M2, M3 and M4; (ii) FETs M11 and M12 to be biased ON to terminate the Ethernet path so capacitive coupling cannot occur through the unselected path; and (iii) FETs M5, M6, M7 and M8 to be biased ON to direct the Ethernet signal to the designated port or connection 111-113.

A detailed implementation of a solid-state Ethernet by-pass switch 1000 is shown in <figref idrefs="DRAWINGS">FIG. 4</figref> which depicts the interconnectivity that is required to satisfy the requirements to properly switch the signals associated with an Ethernet network. As shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, sections 103 and 104 are simpler versions of sections 101 and 102. Sections 103 and 104 are only activated when the host power is present so self-biasing circuitry is therefore not required. Using an available clock CLK and alternating current (AC)-coupling the clock CLK into the circuitry of the solid-state Ethernet by-pass switch 1000 generates the control signal. The clock CLK is detected and used to disable the by-pass state, i.e., to energize the solid-state switching devices into the normal state.

The solid-state Ethernet by-pass switch 100, 1000 (i) provides highly reliable electrical connectivity, and (ii) due to the lack of moving parts, the solid-state Ethernet by-pass switch 100, 1000 is able to tolerate higher levels of shock and vibration.

While the present invention with its solid-state design was conceived to operate in harsh environments, such as within the equipment bay of an aircraft where shock and vibration can greatly stress electro-mechanical solutions, the solid-state Ethernet by-pass switch 100, 1000 may have many other applications and the applications should not be construed as limiting. For example, the solid-state Ethernet by-pass switch 100, 1000 may be utilized in any LAN, WAN or other Ethernet communications network.

From the foregoing, it can be seen that the present invention is directed to a solid-state Ethernet by-pass switch. Moreover, it can be seen that the present invention is directed to a solid-state Ethernet by-pass switch that derives power from Ethernet signals without needing external power. It will be appreciated by those skilled in the art that changes could be made to the embodiments described above without departing from the broad inventive concept thereof. It is understood, therefore, that this invention is not limited to the particular embodiments disclosed, but it is intended to cover modifications within the spirit and scope of the present invention as defined by the appended claims.

Contents5

Every citation, both ways

Citations
Document	Relation	Office	Cited during
WO2016149549A1	Cited by	World Intellectual Property Organization (WIPO)	International search
US10284607B2	Cited by	United States of America	Applicant
US9609706B2	Cited by	United States of America	Applicant
CN106537721A	Cited by	China	Search report
DE102011115431B4	Cited by	Germany	Applicant
DE102011115431A1	Cited by	Germany	Search report
US8842519B2	Cited by	United States of America	Search report
US2010135151A1	Cited by	United States of America	Pre-grant
US8972643B2	Cited by	United States of America	Search report
US2013091314A1	Cited by	United States of America	Pre-grant
WO0028699A1	Cites	World Intellectual Property Organization (WIPO)	Applicant
US2003219025A1	Cites	United States of America	Search report
US2004085893A1	Cites	United States of America	Search report
US2006077891A1	Cites	United States of America	Search report
US2006239183A1	Cites	United States of America	Search report
US2007025240A1	Cites	United States of America	Search report
US2008025292A1	Cites	United States of America	Search report
US2008056253A1	Cites	United States of America	Search report
US4620187A	Cites	United States of America	Applicant
US6990319B2	Cites	United States of America	Applicant

7 members in 3 offices

This recordMember, by publication datePriority claim

Priority claims6

Priority claims
Document	Office	Kind	Date
68231405	United States of America	P	2005-05-18
68231405	United States of America	P	2005-05-18
38380906	United States of America	A	2006-05-17
60682314	–	–	–
US20050682314P	–	–	–
US20060383809	–	–	–

Members7

Family members, oldest first
Document	Office	Kind
WO2006124916A2	World Intellectual Property Organization (WIPO)	A2	2006-11-23
US2006268684A1	United States of America	A1	2006-11-30
WO2006124916A3	World Intellectual Property Organization (WIPO)	A3	2007-11-29
EP1883830A2	European Patent Office (EPO)	A2	2008-02-06
US7664012B2This record	United States of America	B2	2010-02-16
EP1883830A4	European Patent Office (EPO)	A4	2011-09-07
EP1883830B1	European Patent Office (EPO)	B1	2012-11-21

54 transactions on the USPTO file

Allowed after 2 non-final rejections.

Non-final rejections: 2
Final rejections: 0
RCEs: 0
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event	Code
2021-08-03	Payment of Maintenance Fee, 12th Year, Large EntityM1553	M1553
2010-07-13	Application Is Considered for C of CCOFC	COFC
2010-04-23	Electronic ReviewELC_RVW	ELC_RVW
2010-04-22	Email NotificationEML_NTF	EML_NTF
2010-04-20	Mail-Petition Decision - GrantedMP034	MP034
2010-04-20	Petition Decision - GrantedP034	P034
2010-03-18	Petition EnteredPET.	PET.
2010-02-16	Recordation of Patent Grant MailedPGM/	PGM/
2010-02-16	Patent Issue Date Used in PTA CalculationAllowedPTAC	PTAC
2010-01-28	Email NotificationEML_NTR	EML_NTR
2010-01-27	Issue Notification MailedAllowedWPIR	WPIR
2010-01-05	Dispatch to FDCD1935	D1935
2010-01-04	Application Is Considered Ready for IssuePILS	PILS
2009-12-23	Issue Fee Payment VerifiedN084	N084
2009-12-23	Issue Fee Payment ReceivedIFEE	IFEE
2009-12-21	Email NotificationEML_NTR	EML_NTR
2009-12-21	Mail Miscellaneous Communication to ApplicantMM327	MM327
2009-12-16	Miscellaneous Communication to Applicant - No Action CountM327	M327
2009-10-06	Electronic ReviewELC_RVW	ELC_RVW
2009-09-29	Email NotificationEML_NTF	EML_NTF
2009-09-29	Mail Notice of AllowanceAllowedMN/=.	MN/=.
2009-09-24	Notice of Allowance Data Verification CompletedAllowedN/=.	N/=.
2009-09-24	Case Docketed to Examiner in GAUDOCK	DOCK
2009-09-16	Date Forwarded to ExaminerFWDX	FWDX
2009-09-03	Response after Non-Final ActionA...	A...
2009-09-03	Request for Extension of Time - GrantedXT/G	XT/G
2009-05-04	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2009-05-04	Non-Final RejectionNon-final rejectionCTNF	CTNF
2009-03-09	Date Forwarded to ExaminerFWDX	FWDX
2009-01-30	Affidavit(s) (Rule 131 or 132) or Exhibit(s) ReceivedAF/D	AF/D
2009-01-30	New or Additional Drawing FiledC614	C614
2009-01-30	Response after Non-Final ActionA...	A...
2008-12-11	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2008-12-08	Non-Final RejectionNon-final rejectionCTNF	CTNF
2008-10-04	Case Docketed to Examiner in GAUDOCK	DOCK
2008-09-30	Case Docketed to Examiner in GAUDOCK	DOCK
2007-08-31	Information Disclosure Statement consideredIDSC	IDSC
2007-08-31	Electronic Information Disclosure StatementEIDS.	EIDS.
2007-08-31	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2007-06-26	Case Docketed to Examiner in GAUDOCK	DOCK
2007-01-16	Case Docketed to Examiner in GAUDOCK	DOCK
2006-10-10	Information Disclosure Statement consideredIDSC	IDSC
2006-10-10	Reference capture on IDSRCAP	RCAP
2006-10-10	Information Disclosure Statement (IDS) FiledM844	M844
2006-10-10	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2006-05-31	IFW TSS Processing by Tech Center CompleteTSSCOMP	TSSCOMP
2006-05-31	Application Is Now CompleteCOMP	COMP
2006-05-30	Application Return from OIPEWROIPE	WROIPE
2006-05-30	Application Return TO OIPEROIPE	ROIPE
2006-05-30	Application Dispatched from OIPEOIPE	OIPE
2006-05-30	Application Is Now CompleteCOMP	COMP
2006-05-24	Cleared by OIPE CSRL194	L194
2006-05-18	IFW Scan & PACR Auto Security ReviewSCAN	SCAN
2006-05-17	Initial Exam Team nnIEXX	IEXX

10 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2021-08-03	Maintenance fee paymentMAFP	MAFP
2017-08-14	Fee paymentFPAY	FPAY
2013-03-18	Fee paymentFPAY	FPAY
2012-06-15	AssignmentAS	AS
2011-08-25	AssignmentAS	AS
2010-11-30	Certificate of correctionCC	CC
2010-01-27	Information on status: patent grantGrantedPATENTED CASESTCF	STCF
2009-02-13	AssignmentAS	AS
2006-05-17	AssignmentAS	AS
2006-05-17	AssignmentAS	AS

Solid-state ethernet by-pass switch circuitry

Summary by NHIP

Claim Score by NHIP

Abstract