Systems for and methods of circuit construction
Summary by NHIP
Stackable Insulative Circuit Bodies
The circuit comprises two stacked bodies, each containing a circuit board with elements and four sides featuring electrically insulative male or female connectors. These connectors enable attachment between bodies without creating electrical coupling, while a conductor links the first and second circuit elements across the stack.
Claim Score by NHIP
Abstract
A circuit comprises a first circuit portion that includes an electrically insulative first body having a first connector and a first circuit element coupled to the first body. The circuit further comprises a second circuit portion that includes an electrically insulative second body having a second connector coupled to the first connector and a second circuit element coupled to the second body. The circuit further comprises a first electrical conductor coupled to the first and second circuit elements.

Term
Term ended
Expired 15 July 2024, 2.2 years ago.
- Priority
- Filed
- Granted
- Expired
- Today
17 claims: 4 independent, 13 dependent
- 1A circuit, comprising:a first circuit body bottom having a first circuit element on a first circuit board contained within the first circuit body, said first circuit body having four sides wherein each side of the circuit body said has male or female connectors or both male and female connectors, wherein said male and female connectors are electrically insulative, enabling the circuit body to attach to one or more other circuit bodies without creating an electrical coupling between the circuit bodies;a second circuit body having a second circuit element on a second circuit board wherein the second circuit board is contained on or within the second circuit body, and wherein said second circuit body has four sides, wherein each side has male or female connectors or both male and female connectors, wherein said male and female connectors are electrically insulative, enabling the second circuit body to attach to one or more other circuit bodies without creating an electrical coupling between the circuit bodies;wherein said first circuit body is attached to said second circuit body by means of the male and/or female connectors wherein said male and female connectors are electrically insulative, and wherein said first circuit element contained on said first circuit board is electrically coupled to the second circuit element contained on the second circuit board.
- 6A method for constructing a circuit comprising:obtaining a plurality of circuit bodies, wherein each circuit body has four sides, wherein each side has male or female connector(s) or both male and female connectors, wherein said male and female connectors are electrically insulative and wherein each circuit body contains a circuit element on a circuit board;connecting each circuit body to another circuit body bottom without creating an electrical coupling between the circuit bodies;and electrically coupling each circuit element contained on each circuit board to another circuit element on another circuit board wherein each circuit board is contained on or within a circuit body.
- 10A circuit, comprising:a first circuit body having a first circuit element on a first circuit board wherein the first circuit board is contained on or within the first circuit body, said first circuit body having four sides, wherein each side of the circuit body has connectors enabling the circuit body to attach to one or more other circuit bodies wherein said connectors are electrically insulative;a second circuit body having a second circuit element on a second circuit board, wherein the second circuit board is contained on or within the second circuit body, and wherein said second circuit body has four sides, wherein each side has connectors enabling the second circuit body to attach to one or more other circuit bodies wherein said connectors are electrically insulative;and wherein said first circuit body is attached to said second circuit body by means of the connectors without creating an electrical coupling between the circuit bodies and wherein said first circuit element contained on said first circuit board is electrically coupled to the second circuit element contained on the second circuit board.
- 15Broadest claimClaim Score 62, broad(NHIP)A method for constructing a circuit comprising:obtaining a plurality of circuit bodies, wherein each circuit body has four sides, wherein each side has connector(s) wherein said connectors are electrically insulative and wherein each circuit body contains a circuit element on a circuit board;connecting each circuit body to another circuit body without creating an electrical coupling between the circuit bodies;and electrically coupling each circuit element on each circuit board on or within a circuit body to another circuit element on a circuit board contained on or within a separate circuit body.
Independent claims4
19 paragraphs in 5 sections, as filed
CROSS REFERENCE TO RELATED APPLICATION
0001This application claims priority from U.S. provisional patent application No. 60/506,272, filed Sep. 26, 2003, which is hereby incorporated by reference herein.
BACKGROUND
0002In the field of electronics, it is often desirable to construct a working model of an electric circuit, a circuit being multiple electric components interconnected in one (or more) closed signal routes to perform a desired electrical or electronic function. A working model of an electric circuit may serve a number of purposes, such as, for example, a preliminary pattern serving as the plan from which a circuit not yet constructed will be produced, or a tentative description of a theoretical circuit that accounts for all of the known properties of the circuit.
0003Existing circuit modeling systems (such as those associated with, for example, breadboards, wire-wrap boards, etc.) typically involve mounting multiple electrical components and/or prepackaged electrical circuits (themselves consisting of multiple electrical components) to a single shared surface (e.g. board) using a single interconnection that is both electrical (i.e. electrically conductive) and mechanical.
0004Among the problems associated with interconnecting packaged electrical components and circuits to a single shared surface is the fact that the resulting surface (e.g. board) is preformed (i.e., its size and shape are predefined) and difficult to alter. As such, these circuits do not readily lend themselves to component-by-component reconfiguration, which is often required when designing and/or experimenting with circuits for particular purposes.
SUMMARY
0005According to an embodiment of the present invention, a circuit comprises a first circuit portion that includes an electrically insulative first body having a first connector and a first circuit element coupled to the first body. The circuit further comprises a second circuit portion that includes an electrically insulative second body having a second connector coupled to the first connector and a second circuit element coupled to the second body. The circuit further comprises a first electrical conductor coupled to the first and second elements.
BRIEF DESCRIPTION OF THE DRAWINGS
0006<figref idref="DRAWINGS">FIG. 1</figref> is an exploded isometric perspective view of a circuit portion according to an embodiment of the invention;
0007<figref idref="DRAWINGS">FIG. 2</figref> is an exploded isometric perspective view of the circuit board portion <b>20</b> of the circuit portion <b>10</b> illustrated in <figref idref="DRAWINGS">FIG. 1</figref>;
0008<figref idref="DRAWINGS">FIG. 3</figref> is an exploded isometric perspective view of a circuit according to an embodiment of the invention; and
0009<figref idref="DRAWINGS">FIG. 4</figref> is an isometric perspective view of the circuit of <figref idref="DRAWINGS">FIG. 3</figref> in an assembled state.
DETAILED DESCRIPTION
0010The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like reference numbers signify like elements throughout the description of the figures.
0011<figref idref="DRAWINGS">FIG. 1</figref> is an exploded isometric perspective view of a circuit portion <b>10</b> according to an embodiment of the invention. The circuit portion <b>10</b> includes a circuit board portion <b>20</b> that may be enclosed, when the circuit portion <b>10</b> is fully assembled, within a body portion <b>30</b> that includes a bottom portion <b>30</b>A and a top portion <b>30</b>B. As is illustrated in <figref idref="DRAWINGS">FIG. 1</figref>, the bottom portion <b>30</b>A of the body portion <b>30</b> includes, in an embodiment, a series of male connectors <b>50</b> and female connectors <b>60</b> around the perimeter of the bottom portion <b>30</b>A of the body portion <b>30</b>. As discussed in further detail below, the male connectors <b>50</b> and female connectors <b>60</b> enable attachment of the circuit portion <b>10</b> to a similarly configured circuit portion.
0012<figref idref="DRAWINGS">FIG. 2</figref> is an exploded isometric perspective view of the circuit board portion <b>20</b> of the circuit portion <b>10</b> illustrated in <figref idref="DRAWINGS">FIG. 1</figref>. The circuit board portion <b>20</b> includes a board <b>70</b> that, in an embodiment, consists of an insulating material, such as epoxy, resin or other material, known in the art, suitable for construction of a circuit board. In an embodiment, the board <b>70</b> includes multiple board leads <b>80</b>A, <b>80</b>B consisting of a conductive material, such as copper foil or other suitable conductive material. Although the board <b>70</b> illustrated in <figref idref="DRAWINGS">FIG. 2</figref> includes only two leads, the board may have, in varying embodiments, more or fewer than two leads.
0013As illustrated in <figref idref="DRAWINGS">FIG. 2</figref>, each lead <b>80</b>A, <b>80</b>B includes a first terminal <b>90</b>A, <b>90</b>B, which may be elevated above a surface of the circuit board <b>70</b>, and a second terminal <b>100</b>A, <b>100</b>B. In the illustrated embodiment, the terminals <b>90</b>A, <b>90</b>B, <b>100</b>A, <b>100</b>B comprise a recess or hole in a surface of the circuit board <b>70</b>. It should be noted, however, that the terminals <b>90</b>A, <b>90</b>B, <b>100</b>A, <b>100</b>B need not comprise a recess or hole, but may instead comprise any other connective terminal configuration known in the art.
0014The circuit board portion <b>20</b> may further include a circuit element <b>110</b>. The circuit element <b>110</b> may be a resistor, capacitor, cell, diode, or any other well-known component used to construct an electrical circuit. In an embodiment, the circuit element <b>110</b> includes element leads <b>120</b>A, <b>120</b>B operable to be received by respective terminals <b>100</b>A, <b>100</b>B. When the terminals <b>100</b>A, <b>100</b>B receive the element leads <b>120</b>A, <b>120</b>B, the circuit board leads <b>80</b>A, <b>80</b>B and, consequently, the terminals <b>90</b>A and <b>90</b>B are electrically coupled to the circuit element <b>110</b>.
0015As is shown in <figref idref="DRAWINGS">FIG. 1</figref> and <figref idref="DRAWINGS">FIG. 2</figref>, the top <b>30</b>B of the body portion <b>30</b> includes body portion holes <b>130</b>A, <b>130</b>B. When the board portion <b>20</b> is situated within the body portion <b>30</b>, the body portion holes <b>130</b>A, <b>130</b>B are coaxial with respective terminals <b>90</b>A, <b>90</b>B. Accordingly, and as further discussed below, an object external to the portion <b>10</b> may be brought into contact with a terminal <b>90</b>A, <b>90</b>B by inserting such object into a corresponding body portion hole <b>130</b>A, <b>130</b>B.
0016<figref idref="DRAWINGS">FIG. 3</figref> illustrates an exploded isometric perspective view of a circuit <b>140</b>, an assembled embodiment of which is illustrated in <figref idref="DRAWINGS">FIG. 4</figref>. In the illustrated embodiment, the circuit <b>140</b> consists of three circuit portions <b>10</b>, <b>150</b>, <b>160</b>. The circuit portions <b>150</b>, <b>160</b> have a general configuration identical to that of the circuit portion <b>10</b> described above in detail. As can be seen in both <figref idref="DRAWINGS">FIGS. 3 and 4</figref>, each circuit portion <b>150</b>, <b>160</b> includes a respective circuit element <b>170</b>, <b>180</b> that may be, but is not necessarily, different in function from the circuit element <b>110</b> of the circuit portion <b>10</b>.
0017An important feature of an embodiment of the invention is that the circuit portions <b>10</b>, <b>150</b>, <b>160</b> can be physically attached to one another without there existing an electrical coupling between or among such physically attached circuit portions <b>10</b>, <b>150</b>, <b>160</b>. In constructing the circuit <b>140</b>, the circuit portions <b>10</b>, <b>150</b>, <b>160</b> may be attached to one another, as best shown in <figref idref="DRAWINGS">FIG. 4</figref>, by their respective corresponding male and female connectors <b>50</b>, <b>60</b>. It should be understood that, while male/female connectors are employed in the illustrated embodiments, the circuit portions <b>10</b>, <b>150</b>, <b>160</b> may be attached or otherwise connected physically to one another in a number of ways known in the art. These physical connections may be removable (i.e., non-permanent) such that the portions <b>10</b>, <b>150</b>, <b>160</b> may be easily coupled to and decoupled from one another.
0018Once the circuit portions <b>10</b>, <b>150</b>, <b>160</b> are physically attached to one another, electrically conductive lead pins <b>190</b> may be inserted into corresponding body portion holes (such as the holes <b>130</b>A and <b>130</b>B associated with portion <b>10</b>) of the circuit portions <b>10</b>, <b>150</b>, <b>160</b>. The conductive pins <b>190</b>, once inserted into the body portion holes, electrically contact a corresponding one of the terminals (such as the terminals <b>90</b>A and <b>90</b>B associated with portion <b>10</b>) of the circuit portions <b>10</b>, <b>150</b>, <b>160</b>. As a result, the circuit elements <b>110</b>, <b>170</b>, <b>180</b> can be electrically coupled to one another via the lead pins <b>190</b>. For example, by inserting one end of a pin <b>190</b> into a body portion hole of the portion <b>150</b> and by inserting the other end of the same pin <b>190</b> into a body portion hole of the portion <b>10</b>, the circuit elements <b>170</b> and <b>110</b> are electrically coupled to each other.
0019The preceding discussion is presented to enable a person skilled in the art to make and use the invention. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the generic principles herein may be applied to other embodiments and applications without departing from the spirit and scope of the present invention. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.
Contents5
4 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| US2011097940A1 | Cited by | United States of America | Pre-grant |
| US8047881B2 | Cited by | United States of America | Search report |
| US2014376196A1 | Cited by | United States of America | Pre-grant |
| US11933349B2 | Cited by | United States of America | Search report |
| US2017020017A1 | Cited by | United States of America | Pre-grant |
| US2015245471A1 | Cited by | United States of America | Pre-grant |
| US10687416B2 | Cited by | United States of America | Search report |
| US2018241051A1 | Cited by | United States of America | Search report |
| US2021285478A1 | Cited by | United States of America | Search report |
| US9480172B2 | Cited by | United States of America | Search report |
| US9437954B2 | Cited by | United States of America | Search report |
| US2011113702A1 | Cited by | United States of America | Pre-grant |
| US2018228021A1 | Cited by | United States of America | Search report |
| US10439233B2 | Cited by | United States of America | Search report |
| US9781851B2 | Cited by | United States of America | Search report |
| US2022140502A1 | Cited by | United States of America | Search report |
| US11764497B2 | Cited by | United States of America | Search report |
| US2014357095A1 | Cited by | United States of America | Pre-grant |
| US2018241051A1 | Cited by | United States of America | Pre-grant |
| US2014322988A1 | Cited by | United States of America | Pre-grant |
| US3277589A | Cites | United States of America | Search report |
| US3546793A | Cites | United States of America | Search report |
| US3643135A | Cites | United States of America | Search report |
| US3701079A | Cites | United States of America | Search report |
| US3771104A | Cites | United States of America | Search report |
| US3833838A | Cites | United States of America | Search report |
| US3845573A | Cites | United States of America | Search report |
| US4423465A | Cites | United States of America | Search report |
| US4658375A | Cites | United States of America | Search report |
| US4765471A | Cites | United States of America | Search report |
| US4950178A | Cites | United States of America | Search report |
| US5103976A | Cites | United States of America | Search report |
| US5321203A | Cites | United States of America | Search report |
| US5333733A | Cites | United States of America | Search report |
| US5493194A | Cites | United States of America | Search report |
| US5775046A | Cites | United States of America | Search report |
| US5808530A | Cites | United States of America | Search report |
| US5988394A | Cites | United States of America | Search report |
| US6081048A | Cites | United States of America | Search report |
| US6102232A | Cites | United States of America | Search report |
| US6331938B1 | Cites | United States of America | Search report |
| US6572403B2 | Cites | United States of America | Search report |
| US6843684B2 | Cites | United States of America | Search report |
| US6881101B2 | Cites | United States of America | Search report |
6 priority claims, no other members on record
Priority claims6
| Document | Office | Kind | Date |
|---|---|---|---|
| 50627203 | United States of America | P | |
| 50627203 | United States of America | P | |
| 89288004 | United States of America | A | |
| 60506272 | – | – | – |
| US20030506272P | – | – | – |
| US20040892880 | – | – | – |
56 transactions on the USPTO file
Allowed after 3 non-final rejections, 2 final rejections and 2 RCEs.
- Non-final rejections
- 3
- Final rejections
- 2
- RCEs
- 2
- Appeals
- 0
Over time
Point at a mark for the transactionTransactions
| Event | Code | |
|---|---|---|
| Correspondence Address ChangeC.AD | C.AD | |
| Recordation of Patent Grant MailedPGM/ | PGM/ | |
| Patent Issue Date Used in PTA CalculationAllowedPTAC | PTAC | |
| Issue Notification MailedAllowedWPIR | WPIR | |
| Dispatch to FDCD1935 | D1935 | |
| Application Is Considered Ready for IssuePILS | PILS | |
| Issue Fee Payment VerifiedN084 | N084 | |
| Issue Fee Payment ReceivedIFEE | IFEE | |
| Mail Notice of AllowanceAllowedMN/=. | MN/=. | |
| Notice of Allowance Data Verification CompletedAllowedN/=. | N/=. | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Request for Extension of Time - GrantedXT/G | XT/G | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Mail Notice of Informal or Non-Responsive RCE AmendmentMCPA-AMD | MCPA-AMD | |
| RCE Amendment Informal or Non-ResponsiveCPA-AMD | CPA-AMD | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Disposal for a RCE / CPA / R129AbandonedABN9 | ABN9 | |
| Request for Continued Examination (RCE)RCEX | RCEX | |
| Request for Extension of Time - GrantedXT/G | XT/G | |
| New or Additional Drawing FiledC614 | C614 | |
| Workflow - Request for RCE - BeginBRCE | BRCE | |
| Mail Final Rejection (PTOL - 326)Final rejectionMCTFR | MCTFR | |
| Final RejectionFinal rejectionCTFR | CTFR | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Request for Extension of Time - GrantedXT/G | XT/G | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Disposal for a RCE / CPA / R129AbandonedABN9 | ABN9 | |
| Request for Continued Examination (RCE)RCEX | RCEX | |
| Workflow - Request for RCE - BeginBRCE | BRCE | |
| Mail Examiner Interview Summary (PTOL - 413)MEXIN | MEXIN | |
| Examiner Interview Summary Record (PTOL - 413)EXIN | EXIN | |
| Mail Final Rejection (PTOL - 326)Final rejectionMCTFR | MCTFR | |
| Final RejectionFinal rejectionCTFR | CTFR | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| IFW TSS Processing by Tech Center CompleteTSSCOMP | TSSCOMP | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Application Return from OIPEWROIPE | WROIPE | |
| Application Return TO OIPEROIPE | ROIPE | |
| Application Dispatched from OIPEOIPE | OIPE | |
| Application Is Now CompleteCOMP | COMP | |
| Cleared by OIPE CSRL194 | L194 | |
| IFW Scan & PACR Auto Security ReviewSCAN | SCAN | |
| Initial Exam Team nnIEXX | IEXX |
7 legal events, as the office reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | |
|---|---|---|
| Maintenance fee paymentMAFP | MAFP | |
| Fee paymentFPAY | FPAY | |
| Fee paymentFPAY | FPAY | |
| AssignmentAS | AS | |
| Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITYFEPP | FEPP | |
| AssignmentAS | AS | |
| Information on status: patent grantGrantedPATENTED CASESTCF | STCF |
Numbers
- Publication
- 07413481
- Publication, DOCDB
- 7413481
- Publication, EPODOC
- US7413481
- Application
- 10892880
- Application, DOCDB
- 89288004
- Application, EPODOC
- US20040892880
Titles
- English
- Systems for and methods of circuit construction
Patent term adjustment
- A delay
- +6 daysthe office missed an examination deadline
- Applicant delay
- −101 days
- Net adjustment
- 0 days
Classification
- CPC, 7
- H05K1/142
- H01R13/514
- H05K2201/09963
- H05K2201/10598
- H05K2201/2018
- H05K2203/167
- Y10S439/928
- IPC, 3
- H01R9 22
- H01R13 514
- H05K1 14
- USPC, 3
- 439717000
- 439049000
- 439928000