Automatic gain controller outputting control value varying nonlinearly, and a method of outputting a gain control signal thereof
Summary by NHIP
Nonlinear Automatic Gain Controller
The automatic gain controller estimates input signal levels and calculates differences against a reference value. A gain controller scales this difference non-linearly using a first multiplier, an absolute value calculator, and a second multiplier to produce a control value proportional to the square of the difference.
Claim Score by NHIP
Abstract
An automatic gain controller having an estimator to estimate the level of an input signal, a subtractor to calculate a difference between the level estimated by the estimator and a predetermined reference value, a gain controller to output a control value achieved by scaling non-linearly the difference output by the subtractor, an accumulator to accumulate the output of the gain controller, and a modulator to modulate the output of the accumulator to a pulse width modulated signal. The gain controller outputs the control value proportional to a square of the difference. If en error between the power of the input signal and the reference value is great, the power can be quickly adjusted to a desired signal level, and if the error is small, the gain can be controlled finely.

Term
Term ended
Expired 9 June 2024, 2.3 years ago.
- Priority
- Filed
- Granted
- Expired
- Today
10 claims: 2 independent, 8 dependent
- 1Broadest claimClaim Score 64, broad(NHIP)An automatic gain controller comprising:an estimator to estimate a level of an input signal;a subtractor to calculate a difference between the level estimated by said estimator and a predetermined reference value;and a gain controller to output a control value by non-linearly scaling the difference output by said subtractor;wherein said pain controller comprises: a first multiplier to multiply a predetermined constant pain by the difference from said subtractor;an absolute value calculator to calculate an absolute value of the difference from said subtractor;and a second multiplier to output the control value by multiplying an output of said first multiplier by an output of said absolute value calculator.
- 8A method of outputting a gain control signal of a single automatic gain controller, the method comprising:estimating a level of an input signal;calculating a difference between the estimated input level and a predetermined reference value;and scaling the calculated difference non-linearly to output a control value which is proportional to be a cube of the calculated difference;wherein the single automatic gain controller is not a feedback automatic gain controller, wherein the scaling includes obtaining a first value by multiplying a predetermined constant gain by the difference;calculating an absolute value of the difference;and outputting a control value by multiplying the first value by the calculated absolute value of the difference.
Independent claims2
45 paragraphs in 5 sections, as filed
CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims the benefit of Korean Patent Application No. 2002-115 filed on Jan. 2, 2002, in the Korean Industrial Property Office, the disclosure of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an automatic gain controller, and more particularly, to an automatic gain controller outputting a gain control signal to automatically control a signal gain inputted into a signal receiver such as a digital television.
2. Description of the Related Art
A signal receiver such as a digital television has an automatic gain controller to control the gain of the inputted signal. In case the power of the inputted signal is either excessive or low, it is difficult to properly control the signal and therefore the automatic gain controller automatically adjusts the gain of the inputted signal to an appropriate level.
The automatic gain control is necessary particularly in digital communication. In the digital communication, an analog-to-digital converter samples an analog signal passed through a radio frequency channel, and the digitalized signal undergoes a digital signal processing. When an analog signal is digitalized, an input signal needs to have a sufficient amount of power in order to minimize quantizing noise. However, if the power of the signal input is excessive, the AD converter becomes saturated and a circuit processing a digital signal causes mis-operation. Therefore, the level of the input signal should be adjusted to a certain level.
The automatic gain controller is necessary not only for a digital television but for all communication devices including a mobile communication device, etc. <figref idref="DRAWINGS">FIG. 1</figref> illustrates a conventional automatic gain controller, and more particularly, an automatic gain controller used for digital communication.
As illustrated in <figref idref="DRAWINGS">FIG. 1</figref>, a conventional automatic gain controller comprises a power estimator <b>11</b>, a subtractor <b>13</b>, a gain multiplier <b>15</b>, an accumulator <b>20</b>, and a modulator <b>30</b>.
The power estimator <b>11</b> receives a digital signal outputted from an AD converter and estimates the power of the input signal. The subtractor <b>13</b> calculates the value of a difference between the power estimated by the power estimator <b>11</b> and a predetermined reference value, i.e., an error of the signal power. The calculated difference value is inputted into the gain multiplier <b>15</b> which multiplies the difference value by a constant gain K. The constant gain K multiplied by the value of the difference between the reference value and the actual power of an input signal determines the bandwidth of the automatic gain controller.
The accumulator <b>20</b> comprises a delay unit <b>23</b> to delay the signal input and an adder <b>21</b> to add the output of the delay unit <b>23</b> and the output of the gain multiplier <b>15</b> and input the outcome into the delay unit <b>23</b>. The output value of the gain multiplier <b>15</b> is accumulated by the accumulator <b>20</b>.
The modulator <b>30</b> modulates the output value of the accumulator <b>20</b>. A Σ-Δ DA converter generating a pulse width modulation signal corresponding to the output of the accumulator <b>20</b> is used as a modulator <b>30</b>. The output of the modulator <b>30</b> is provided to other parts in a signal receiver, such as an IF amplifier or an RF amplifier requiring a gain control signal.
However, the above conventional automatic gain controller has a problem that the signal level of the input signal might not be properly adjusted when the status of the channel receiving the input signal changes too much since the gain value K controlling bandwidth is fixed. For example, as illustrated in <figref idref="DRAWINGS">FIG. 2</figref>, if the gain value K is set too low (K<1), it is difficult to follow the change of the input signal as the gain of the automatic gain controller becomes low, and if the gain value K is set too high (K>1), a jitter occurring at the state of the input signal being stably received may become high because the gain of the automatic gain controller becomes high.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide an automatic gain controller that is able to quickly adjust the power of the input signal to a desired signal level by letting the controller have a large gain value when a difference between the input signal power and the reference value is great, and also able to control the gain finely by letting the controller have a small gain value when the difference is small.
Additional objects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
The foregoing and other objects of the present invention are achieved by providing that the automatic gain controller includes an estimator to estimate the level of a signal input, a subtractor to calculate a difference between the level estimated by the estimator and a predetermined reference value, and a gain controller to output a control value achieved by nonlinearly scaling the difference output from the subtractor.
The gain controller comprises a first multiplier to multiply a predetermined constant gain by the difference from the subtractor, an absolute value calculator to calculate an absolute value of the difference, and a second multiplier to output the control value by multiplying the output of the first multiplier by the output of the absolute value calculator. Then, the gain controller outputs the control value proportional to the square of the difference.
Meanwhile, the automatic gain controller according to the present invention has an accumulator to calculate accumulated values of the control value output by the gain controller, and a modulator to generate a modulated signal corresponding to the accumulated value outputted by the subtractor. The signal outputted by the modulator is provided to the device in need of a gain control signal, such as an IF amplifier.
According to the present invention, if an error between the power of the input signal and the reference value is great, the power can be quickly adjusted to a desired signal level, and if an error is small the gain can be controlled finely.
The foregoing and other objects of the present invention may also be achieved by providing a method of outputting a gain control signal of an automatic gain controller, which comprises: estimating the level of a signal input, calculating a difference between the level estimated and a predetermined reference value, and outputting a control value by nonlinearly scaling the calculated difference between the level estimated and the predetermined reference value.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other objects and advantages of the present invention will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
<figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of a conventional automatic gain controller;
<figref idref="DRAWINGS">FIG. 2</figref> is a graph illustrating the output of the automatic gain controller provided in <figref idref="DRAWINGS">FIG. 1</figref>;
<figref idref="DRAWINGS">FIG. 3</figref> is a block diagram of an automatic gain controller according to an embodiment of the present invention;
<figref idref="DRAWINGS">FIG. 4</figref> is a block diagram illustrating the detailed construction of the gain controller provided in <figref idref="DRAWINGS">FIG. 3</figref>; and
<figref idref="DRAWINGS">FIG. 5</figref> is a graph illustrating the output of the automatic gain controller provided in <figref idref="DRAWINGS">FIG. 3</figref>.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Reference will now be made in detail to the embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The embodiments are described below in order to explain the present invention by referring to the figures.
<figref idref="DRAWINGS">FIG. 3</figref> is a block diagram of an automatic gain controller according to an embodiment of the present invention, and <figref idref="DRAWINGS">FIG. 4</figref> is a block diagram illustrating a detailed construction of the gain controller in <figref idref="DRAWINGS">FIG. 3</figref>. In the present embodiment, an automatic gain controller outputting a gain control signal for a digital signal is provided.
A signal received through an external channel is converted to a digital signal by an AD converter (not shown) and the converted digital signal is inputted into the automatic gain controller according to this embodiment of the present invention.
The automatic gain controller comprises a power estimator <b>51</b>, a subtractor <b>53</b>, a gain controller <b>60</b>, an accumulator <b>70</b>, and a modulator <b>80</b>.
The power estimator <b>51</b> receives a digital signal outputted by an AD converter and estimates the power of the input signal. The power of the input signal can be calculated either by using a square value of the input signal or simply by adopting an absolute value of the input signal.
The output of the power estimator <b>51</b> and a predetermined reference value are inputted into the subtractor <b>53</b>. The reference value is set to a certain value that is calculated under the assumption that the input signal has a normal distribution. The reference value is stored in a storage unit such as a register (not shown) and is changeable depending on the need. The subtractor <b>53</b> calculates a difference, i.e., an error of the power signal, between the power estimated in the power estimator <b>11</b> and the reference value. The calculated difference value is inputted into the gain controller <b>60</b>.
The gain controller <b>60</b> is comprised of a first multiplier <b>61</b>, a second multiplier <b>65</b> and an absolute value calculator <b>63</b> as illustrated in <figref idref="DRAWINGS">FIG. 4</figref>. Into the first multiplier <b>61</b> is input the difference outputted by the subtractor <b>53</b>, and the first multiplier <b>61</b> multiplies a predetermined constant gain K by the difference. The difference outputted by the subtractor <b>53</b> is also inputted into the absolute value calculator <b>63</b>, and the absolute value calculator <b>63</b> calculates the absolute value of the difference outputted by the subtractor <b>53</b>. The second multiplier <b>65</b> multiplies the output of the first multiplier <b>61</b> by the output of the absolute value calculator <b>63</b>, and the output of the second multiplier <b>65</b> becomes a control value outputted by the gain controller <b>60</b>.
The output of the gain controller <b>60</b> having the above construction can be expressed by the following formula:
<maths id="MATH-US-00001" num="00001"><math overflow="scroll"><mtable><mtr><mtd><mrow><mrow><mi>y</mi><mo></mo><mrow><mo>(</mo><mi>n</mi><mo>)</mo></mrow></mrow><mo>=</mo><mrow><mrow><mi>Ke</mi><mo></mo><mrow><mo>(</mo><mi>n</mi><mo>)</mo></mrow></mrow><mo>|</mo><mrow><mi>e</mi><mo></mo><mrow><mo>(</mo><mi>n</mi><mo>)</mo></mrow></mrow><mo>|</mo></mrow></mrow></mtd></mtr><mtr><mtd><mrow><mo>=</mo><mrow><mrow><msup><mi>Ke</mi><mn>2</mn></msup><mo></mo><mrow><mo>(</mo><mi>n</mi><mo>)</mo></mrow></mrow><mo></mo><mstyle><mspace width="0.8em" height="0.8ex" /></mstyle><mo></mo><mrow><mo>(</mo><mrow><mrow><mi>for</mi><mo></mo><mstyle><mspace width="0.8em" height="0.8ex" /></mstyle><mo></mo><mrow><mi>e</mi><mo></mo><mrow><mo>(</mo><mi>n</mi><mo>)</mo></mrow></mrow></mrow><mo>></mo><mn>0</mn></mrow><mo>)</mo></mrow></mrow></mrow></mtd></mtr><mtr><mtd><mrow><mo>=</mo><mrow><mrow><mo>-</mo><mrow><msup><mi>Ke</mi><mn>2</mn></msup><mo></mo><mrow><mo>(</mo><mi>n</mi><mo>)</mo></mrow></mrow></mrow><mo></mo><mstyle><mspace width="0.8em" height="0.8ex" /></mstyle><mo></mo><mrow><mo>(</mo><mrow><mrow><mi>for</mi><mo></mo><mstyle><mspace width="0.8em" height="0.8ex" /></mstyle><mo></mo><mrow><mi>e</mi><mo></mo><mrow><mo>(</mo><mi>n</mi><mo>)</mo></mrow></mrow></mrow><mo><</mo><mn>0</mn></mrow><mo>)</mo></mrow></mrow></mrow></mtd></mtr></mtable></math></maths>
In this formula, n is a sampling time for the digital input signal;
y(n) is the output of the gain controller <b>60</b>;
K is a constant gain of the first multiplier <b>61</b>; and
e(n) is an error outputted by the subtractor <b>53</b>.
As shown in the above formula, the gain controller <b>60</b> outputs the control value by nonlinearly scaling the inputted difference, and the outputted control value is proportional to the square of the difference outputted by the subtractor <b>53</b>.
The accumulator <b>70</b> comprises a delay unit <b>73</b> to delay a signal input thereto, and an adder <b>71</b> to add the output of the delay unit <b>73</b> and the output of the gain controller <b>60</b> and input the output thereof to the delay unit <b>73</b>. The delay unit <b>73</b> delays the signal input thereto as long as one sample period. Since the input of the delay unit <b>73</b> is the output of itself and the gain controller <b>60</b>, the delay unit <b>73</b> consecutively accumulates the output of the gain controller <b>60</b>. Therefore, the accumulator <b>70</b> accumulates every control value outputted by the gain controller <b>60</b>, and then calculates the accumulated value.
The modulator <b>80</b> modulates the output value of the accumulator <b>70</b>. A Σ-Δ DA converter to generate a pulse width modulation signal corresponding to the output of the accumulator <b>70</b> is preferably used as the modulator <b>80</b>. Accordingly, the modulator <b>80</b> generates a pulse width modulation signal comprised of either a binary value of 1 or 0, and this signal becomes a final output of the automatic gain controller. The final output generated by the modulator <b>80</b> is provided to other parts by a signal receiver, such as an IF amplifier or an RF amplifier requiring a gain control signal.
<figref idref="DRAWINGS">FIG. 5</figref> is a graph illustrating the output of the gain controller <b>60</b> indicated in the above formula. As illustrated in <figref idref="DRAWINGS">FIG. 5</figref>, the greater the value of the difference between the estimated level of the input and the predetermined reference value, which is an error of signal input power and the reference value, the greater the gain of the automatic gain controller is as a secondary function. Therefore, the level change of the signal input can be quickly followed and the movement of the signal receiver becomes quickly stabilized. In addition, the gain becomes smaller when the above difference value is small. As a result, fluctuation caused by an unnecessarily large gain does not occur in the signal level, and high jitter occurring at the state of the input signal being stably received is prevented.
The above embodiment explains an example of the control value proportional to a square of an error so as to quickly follow the level change of the input signal when the level of the input signal changes greatly. However, various methods may be applied to nonlinearly increase the control value as the value of an error increases. For example, one of the possible methods could be making the gain controller proportional to a cube of an error, or employing various circuits, in which the characteristics of the gain is changeable according to another nonlinear characteristic that can not be indicated in a specific formula.
As described above, according to the present invention, if an error between the power of the input signal and the reference value is great, the power can be quickly adjusted to a desired signal level, and if the error is small, the gain can be controlled finely.
Although a few embodiments of the present invention have been shown and described, it will be appreciated by those skilled in the art that changes may be made in these embodiments without departing from the principles and spirit of the invention, the scope of which is defined in the appended claims and their equivalents.
Contents5
6 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4 Sheet 5 Sheet 6
Every citation, both waysCites: the store holds 27 of 28
| Document | Relation | Office | Cited during |
|---|---|---|---|
| US8401130B2 | Cited by | United States of America | Applicant |
| US2012260736A1 | Cited by | United States of America | Pre-grant |
| US2006256463A1 | Cited by | United States of America | Pre-grant |
| US7768732B2 | Cited by | United States of America | Search report |
| US8023598B2 | Cited by | United States of America | Search report |
| US2008130801A1 | Cited by | United States of America | Pre-grant |
| US7773324B2 | Cited by | United States of America | Applicant |
| US8795179B2 | Cited by | United States of America | Search report |
| CN1314032A | Cites | China | Applicant |
| JP2001251256A | Cites | Japan | Applicant |
| US3667043A | Cites | United States of America | Search report |
| US3745571A | Cites | United States of America | Search report |
| US3810177A | Cites | United States of America | Search report |
| US4334185A | Cites | United States of America | Search report |
| US4498036A | Cites | United States of America | Search report |
| US5068591A | Cites | United States of America | Search report |
| US5222078A | Cites | United States of America | Search report |
| US5222250A | Cites | United States of America | Search report |
| US5448424A | Cites | United States of America | Search report |
| US5469115A | Cites | United States of America | Search report |
| DE559472C | Cites | Germany | Applicant |
| US5627857A | Cites | United States of America | Search report |
| US5710799A | Cites | United States of America | Search report |
| US5784410A | Cites | United States of America | Search report |
| US5959505A | Cites | United States of America | Search report |
| US5960091A | Cites | United States of America | Search report |
| US6166850A | Cites | United States of America | Search report |
| US6268972B1 | Cites | United States of America | Search report |
| US6351529B1 | Cites | United States of America | Search report |
| US6459458B1 | Cites | United States of America | Search report |
| US6556685B1 | Cites | United States of America | Search report |
| US6678010B2 | Cites | United States of America | Search report |
| US6959082B1 | Cites | United States of America | Search report |
| JPH0355194A | Cites | Japan | Applicant |
| JPH052420A | Cites | Japan | Applicant |
| Popken et al., “Statistical Description of Non-Coherent Automatic Gain Control”, IEEE Conference, Singapore ICCS/ISITA '92, ‘Communications on the Move’, Nov. 16-20, 1992, pp. 133-136 vol. 1. | Non-patent | – | Search report |
| Popken et al., "Statistical Description of Non-Coherent Automatic Gain Control", IEEE Conference, Singapore ICCS/ISITA '92, 'Communications on the Move', Nov. 16-20, 1992, pp. 133-136 vol. 1. | Non-patent | – | Search report |
9 members in 5 offices
Priority claims5
| Document | Office | Kind | Date |
|---|---|---|---|
| 2002115 | Republic of Korea | – | |
| 20020000115 | Republic of Korea | A | |
| 20020000115 | Republic of Korea | A | |
| 2002115 | – | – | – |
| KR20020000115 | – | – | – |
Members9
| Document | Office | Kind | |
|---|---|---|---|
| US2003123581A1 | United States of America | A1 | |
| KR20030058878A | Republic of Korea | A | |
| CN1430413A | China | A | |
| DE10223510A1 | Germany | A1 | |
| JP2003209762A | Japan | A | |
| KR100436762B1 | Republic of Korea | B1 | |
| CN1189032C | China | C | |
| DE10223510B4 | Germany | B4 | |
| US7409018B2This record | United States of America | B2 |
66 transactions on the USPTO file
Allowed after 5 non-final rejections, 1 final rejection and 2 RCEs.
- Non-final rejections
- 5
- Final rejections
- 1
- RCEs
- 2
- Appeals
- 0
Over time
Point at a mark for the transactionTransactions
| Event | Code | |
|---|---|---|
| Expire PatentEXP. | EXP. | |
| Post Issue Communication - Certificate of CorrectionN423 | N423 | |
| Recordation of Patent Grant MailedPGM/ | PGM/ | |
| Patent Issue Date Used in PTA CalculationAllowedPTAC | PTAC | |
| Issue Notification MailedAllowedWPIR | WPIR | |
| Dispatch to FDCD1935 | D1935 | |
| Application Is Considered Ready for IssuePILS | PILS | |
| Issue Fee Payment VerifiedN084 | N084 | |
| Issue Fee Payment ReceivedIFEE | IFEE | |
| Mail Notice of AllowanceAllowedMN/=. | MN/=. | |
| Notice of Allowance Data Verification CompletedAllowedN/=. | N/=. | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Date Forwarded to Examiner | – | |
| Date Forwarded to Examiner | – | |
| Disposal for a RCE / CPA / R129AbandonedABN9 | ABN9 | |
| Request for Continued Examination (RCE)RCEX | RCEX | |
| Workflow - Request for RCE - BeginBRCE | BRCE | |
| Mail Final Rejection (PTOL - 326)Final rejectionMCTFR | MCTFR | |
| Final RejectionFinal rejectionCTFR | CTFR | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Disposal for a RCE / CPA / R129AbandonedABN9 | ABN9 | |
| Information Disclosure Statement consideredIDSC | IDSC | |
| Information Disclosure Statement (IDS) Filed | – | |
| Information Disclosure Statement (IDS) Filed | – | |
| Request for Continued Examination (RCE)RCEX | RCEX | |
| Workflow - Request for RCE - BeginBRCE | BRCE | |
| Mail Notice of AllowanceAllowedMN/=. | MN/=. | |
| Notice of Allowance Data Verification CompletedAllowedN/=. | N/=. | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Response after Non-Final ActionA... | A... | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Information Disclosure Statement consideredIDSC | IDSC | |
| Information Disclosure Statement (IDS) Filed | – | |
| Information Disclosure Statement (IDS) Filed | – | |
| IFW TSS Processing by Tech Center CompleteTSSCOMP | TSSCOMP | |
| Information Disclosure Statement consideredIDSC | IDSC | |
| Information Disclosure Statement (IDS) Filed | – | |
| Information Disclosure Statement (IDS) Filed | – | |
| Information Disclosure Statement consideredIDSC | IDSC | |
| Information Disclosure Statement (IDS) Filed | – | |
| Information Disclosure Statement (IDS) Filed | – | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Application Dispatched from OIPEOIPE | OIPE | |
| Application Is Now CompleteCOMP | COMP | |
| IFW Scan & PACR Auto Security Review | – | |
| Request for Foreign Priority (Priority Papers May Be Included)RQPR | RQPR | |
| Initial Exam Team nnIEXX | IEXX |
10 legal events, as the office reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | |
|---|---|---|
| Lapsed due to failure to pay maintenance feeLapsedFP | FP | |
| Information on status: patent discontinuationPATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362STCH | STCH | |
| Information on status: patent discontinuationPATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362STCH | STCH | |
| Lapse for failure to pay maintenance feesLapsedLAPS | LAPS | |
| Maintenance fee reminder mailedREMI | REMI | |
| Fee paymentFPAY | FPAY | |
| Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP | FEPP | |
| Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP | FEPP | |
| Certificate of correctionCC | CC | |
| AssignmentAS | AS |
Numbers
- Publication
- 07409018
- Publication, DOCDB
- 7409018
- Publication, EPODOC
- US7409018
- Application
- 10124261
- Application, DOCDB
- 12426102
- Application, EPODOC
- US20020124261
Titles
- English
- Automatic gain controller outputting control value varying nonlinearly, and a method of outputting a gain control signal thereof
Patent term adjustment
- A delay
- +783 daysthe office missed an examination deadline
- Net adjustment
- 783 days
Classification
- CPC, 2
- H03G3/3036
- H03G3/20
- IPC, 4
- H04L27 08
- H03G3 20
- H04N5 52
- H03G3 30
- USPC, 2
- 375345000
- 455239100