US7320899B2

Micro-displays and their manufacture

Summary by NHIP

Micro-display capacitor formation

The method forms a micro-display by creating a partially reflecting layer, a reflective plate, and two sacrificial layers to define a gap. Removing the sacrificial layers separates the reflective plate from the partially reflecting layer and the second substrate, with optional electrical connections or flexures.

Claim Score by NHIP

Read claim 21, the broadest

Abstract

A method of forming a micro-display includes forming a device that includes forming a partially reflecting layer on a first substrate and forming a plate overlying the partially reflecting layer, and adhering the device to a second substrate.

US7320899B2, drawing sheet 1 — Sheet 1 of 10

Term

Term ended

Expired 3 August 2025, 1.1 years ago.

23 claims: 5 independent, 18 dependent

1
A method of forming a micro-display, comprising:forming a device, wherein forming the device comprises: forming a partially reflecting layer on a cover of the micro-display, the cover being transparent to visible light, wherein the partially reflecting layer forms a first capacitor plate of the device;forming a first sacrificial layer overlying and in direct contact with the partially reflecting layer;forming a reflective second capacitor plate overlying and in direct contact with the first sacrificial layer so that the first sacrificial layer is interposed between the second capacitor plate and the partially reflecting layer;forming a second sacrificial layer overlying and in direct contact with the second capacitor plate;removing the first sacrificial layer to form a first portion of a gap that is interposed between the partially reflecting layer and the second capacitor plate;and removing the second sacrificial layer to form a second portion of the gap overlying the second capacitor plate;and adhering the device to a second substrate.
14
A method of forming a micro-display, comprising:forming a device, wherein forming the device comprises: forming a transparent layer on a cover of the micro-display so that the transparent layer is in direct contact with the transparent cover of the micro-display, the cover being transparent to visible light;forming a partially reflecting layer overlying and in direct contact with the transparent layer, wherein the partially reflecting layer forms a first capacitor plate of the device;forming a sacrificial layer overlying and in direct contact with the first capacitor plate;forming a reflective plate overlying and in direct contact with the sacrificial layer, wherein the reflective plate forms a second capacitor plate of the device, wherein the sacrificial layer is interposed between the reflective plate and the partially reflecting layer;removing the sacrificial layer to form a first gap portion interposed between the reflective plate and the partially reflecting layer;forming a protective layer overlying the reflective plate having one or more signal contacts that extend through the protective layer;forming a second gap portion between the reflective plate and the protective layer;and disposing one or more flexures within the second gap portion and physically and electrically connecting the one or more flexures between the one or more signal contacts and the reflective plate;and adhering the device to a driver so that the one or more signal contacts are connected to a signal line of a driver circuit of the semiconductor driver wafer.
18
A micro-display comprising:a device, comprising: a cover that is transparent to visible light;a transparent layer underlying and direct contact with the cover;a partially reflecting layer underlying and direct contact with the transparent layer, wherein the partially reflecting layer forms a first capacitor plate of the device;a protective layer underlying the transparent layer and separated therefrom by a gap;a reflective plate suspended within the gap by a flexure, wherein the reflective plate forms a second capacitor plate of the device;and a semiconductor substrate bonded to the device;wherein the reflective plate is configured to reflect light from the partially reflecting layer back to the partially reflecting layer.
21
Broadest claimClaim Score 72, broad(NHIP)A micro-display comprising:a device, comprising: a transparent glass cover that can pass visible light therethrough;a partially reflecting layer formed on the cover;a protective layer underlying the transparent layer and separated therefrom by a gap;a reflective plate suspended within the gap by a flexure;and a semiconductor substrate bonded to the device;wherein the flexure is electrically connected between a driver circuit of the substrate and the plate and the partially reflecting layer is electrically connected to a ground line of the semiconductor driver wafer;and wherein the reflective plate is configured to reflect light from the partially reflecting layer back to the partially reflecting layer.
22
A micro-display comprising:a means for passing and reflecting light formed directly on a transparent cover of the micro-display;a means for reflecting the light from the light passing and reflecting means back to the light passing and reflecting means so that the light passing and reflecting means can pass a portion of the light through the cover and reflect another portion of the light back to the light reflecting means to produce multiple reflections between the light passing and reflecting means and the light reflecting means, wherein the multiple reflections between the light passing and reflecting means and the light reflecting means produce an optical interference;and a means for electrically driving the light reflecting means, the electrically driving means bonded to the light passing and reflecting means, wherein electrically driving the light reflecting means acts to tune the optical interference;wherein the light passing and reflecting means is electrically coupled to the electrical driving means and the light reflecting means is electrically coupled to the electrical driving means.

Independent claims5

26 paragraphs in 5 sections, as filed

CLAIM OF PRIORITY

0001This application claims the benefit of U.S. Provisional Application No. 60/621,176, filed on Oct. 21, 2004, entitled MICRO-DISPLAYS AND THEIR MANUFACTURE, and having express mail label number EL871865948 US.

BACKGROUND

0002Digital projectors often include micro-displays that include arrays of pixels (e.g., 1280×1024, etc.) Each pixel usually includes a micro-electromechanical system (MEMS) device, such as a micro-mirror, liquid crystal on silicon (LcoS) device, interference-based modulator, etc. A micro-display is used with a light source and projection lens of the digital projector. The micro-display receives light from the light source. When the pixels of the micro-display are ON, the pixels direct the light to the projection lens. When the pixels are OFF, they direct the light from the light source away from the projection lens. The projection lens images and magnifies the micro-display.

0003Micro-displays are usually formed using semiconductor-processing methods that include forming electronic driver circuits on a semiconductor substrate for driving the MEMS devices of the pixels. The electronic driver circuits are often Complementary Metal Oxide Semiconductor (CMOS) devices. After forming the electronic driver circuits, the MEMS devices are formed overlying the electronic driver circuits and a transparent, e.g., glass, cover is formed overlying the MEMS devices for packaging, e.g., sealing and/or protecting, the MEMS devices and the electronic driver circuits.

DESCRIPTION OF THE DRAWINGS

0004<figref idref="DRAWINGS">FIG. 1</figref> is a schematic of an embodiment of a micro-display, according to an embodiment of the disclosure.

0005<figref idref="DRAWINGS">FIGS. 2A-2L</figref> are cross-sections of a portion of an embodiment of a micro display at various stages of fabrication, according to another embodiment of the disclosure.

DETAILED DESCRIPTION

0006In the following detailed description of the present embodiments, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration specific embodiments that may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice disclosed subject matter, and it is to be understood that other embodiments may be utilized and that process, electrical or mechanical changes may be made without departing from the scope of the claimed subject matter. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the claimed subject matter is defined only by the appended claims and equivalents thereof.

0007<figref idref="DRAWINGS">FIG. 1</figref> is a schematic of a micro-display 100, e.g., as a portion of a digital projector, according to an embodiment. For one embodiment, micro-display 100 functions as a light modulator of the digital projector. For another embodiment, micro-display 100 includes a device 102 and a driver 104. For some embodiments, device 102 includes one or more micro-electromechanical system (MEMS) devices 111, such as micro-mirrors, liquid crystal on silicon (LcoS) devices, interference-based modulators, etc. For other embodiments, device 102 and driver 104 are formed separately and are subsequently bonded together.

0008For one embodiment, device 102 includes a substrate 106, such as a transparent cover, e.g., of glass. For another embodiment, a transparent layer 108, e.g., of TEOS (tetraethylorthosilicate) oxide, silicon oxide, etc., is formed on substrate 106. A partially reflecting layer 110, e.g., a tantalum-aluminum (TaAl) layer, is formed on transparent layer 108. For other embodiments, partially reflecting layer 110 may be formed directly on substrate 106. For other embodiments, partially reflecting layer 110 forms a first capacitor plate of device 102.

0009Device 102 also includes pixel plates 112, e.g., as a portion of the MEMS devices 111, that are suspended by flexures 120 within a gap 114 located between partially reflecting layer 110 and a protective layer 116, e.g., of TEOS (tetraethylorthosilicate) oxide, silicon oxide, etc. Specifically, a first gap portion 114, of gap 114 separates a pixel plate 112 from partially reflecting layer 110, and a second gap portion 1142 of gap 114 separates a pixel plate 112 from protective layer 116. For one embodiment, pixel plates 112 form second capacitor plates of device 102.

0010Flexures 120 electrically connect their respective pixel plates to one or more signal posts 122 that terminate at signal contacts 124 formed on protective layer 116. For one embodiment, pixel plates 112 are of a aluminum-copper (AlCu) alloy that acts like a mirror. For another embodiment, pixel plates 112 include a layer of TaAl formed on a layer of AlCu, where the AlCu layer faces partially reflecting layer 110.

0011For one embodiment, a bond ring 126 is electrically connected to partially reflecting layer 110 and terminates at ground contacts 128 formed on protective layer 116. For some embodiments, bond ring 126 also provides support between substrate 106 and protective layer 116. For another embodiment, ground posts 127 are also electrically connected to partially reflecting layer 110 and terminate at ground contacts 129 formed on protective layer 116. Ground posts 127 may also provide support between substrate 106 and protective layer 116, for some embodiments.

0012For one embodiment, driver 104 is Complementary Metal Oxide Semiconductor (CMOS) substrate. Driver 104 can be formed using semiconductor-processing methods known to those skilled in the art. Driver 104 includes driver circuits 130 adapted to respectively control the positions of pixel plates 112 and thus the corresponding gaps 114. Each of driver circuits 130 is connected between a signal supply line 132 and a ground line 136. Signal supply line 132 terminates at a signal contact 134 formed in a protective layer 135, e.g., of TEOS (tetraethylorthosilicate) oxide, silicon oxide, etc. Ground line 136 is connected between a main ground line 137 and a ground contact 138 formed in protective layer 135.

0013Driver 104 is electrically connected to device 102, for one embodiment, by bonding ground contacts 129 to ground contacts 138 to connect ground posts 127, and thus partially reflecting layer 110, to ground, and by bonding signal contacts 124 to signal contacts 134 to connect driver circuits 130 to signal posts 122 and thus to pixel plates 112. For another embodiment, main ground line 137 may also be separately connected to ground contacts 128 by bonding ground contacts 128 to ground contacts 140 formed in protective layer 135 and connected to main ground line 137. This connects seal ring 126, and thus further connects partially reflecting layer 110, to ground. For another embodiment, the contacts may be soldered together. For other embodiments, protective layers 116 and 135 are bonded together using plasma-enhanced bonding so that the contacts abut each other.

0014For another embodiment, ground posts 127 and/or bond ring 126, signal posts 122, pixel plates 112, and flexures 120 are formed as a part of driver 104 using semiconductor-processing methods. For this embodiment, partially reflecting layer 110 is formed on substrate 106, e.g., by chemical vapor deposition. Partially reflecting layer 110 is then bonded, e.g., by gluing, plasma-enhanced bonding, or the like, to ground posts 127 and/or bond ring 126. This acts to reduce the number of processing steps compared to where transparent layer 108 is disposed on the substrate 106 prior to partially reflecting layer 110, as discussed above and shown in <figref idref="DRAWINGS">FIG. 1</figref>.

0015In operation, driver circuits 130 respectively send signals via signal lines 132, signal posts 122, and flexures 120 to pixel plates 112. This creates potentials between partially reflecting layer 110 and the respective pixel plates 112 that deflect the respective pixel plates 112 and thus change the corresponding gap portions 1141.

0016Light, e.g., from a light source of a projector, passes through substrate 106 and through transparent layer 108. Partially reflecting plate 110 passes a portion of the light onto pixel plates 112 and reflects a portion of the light back through transparent layer 108 and substrate 106. The pixel plates 112 reflect the light back to partially reflecting plate 110, which passes some of the light through transparent layer 108 and substrate 106 and reflects a portion of the light back to pixel plates 112 and the process repeats. That is, multiple reflections occur between the pixel plates 112 and partially reflecting layer 110, with some of the reflected light passing through partially reflecting layer 110 and through substrate 106. This produces optical interference that can be tuned using the gap portions 1141.

0017<figref idref="DRAWINGS">FIGS. 2A-2L</figref> are cross-sections of a portion of a device 200 at various stages of fabrication, according to another embodiment. The device 200 includes a first substrate 206, such as an insulator, transparent cover, e.g., of glass, etc., as shown in <figref idref="DRAWINGS">FIG. 2A</figref>. For one embodiment, a transparent layer 208 is formed on first substrate 206 and a partially reflecting layer 210 is formed on transparent layer 208 and is patterned and etched to expose portions of transparent layer 208. For another embodiment, partially reflecting layer 210 is formed directly on first substrate 206. In <figref idref="DRAWINGS">FIG. 2B</figref>, a first sacrificial layer 211 (distinguished by cross-hatching) is formed on partially reflecting layer 210 and for one embodiment is patterned and etched to expose the exposed portions of transparent layer 208 and portions of partially reflecting layer 210. For one embodiment, the first sacrificial layer 211 may be smoothed and/or flattened prior to patterning and etching using chemical mechanical polishing (CMP). The first sacrificial layer 211 will form a portion of a gap, such as a gap portion 1141 of <figref idref="DRAWINGS">FIG. 1</figref>, between a pixel plate, such as a pixel plate 112 of <figref idref="DRAWINGS">FIG. 1</figref>, and partially reflecting layer 210.

0018A first metal layer 213, e.g., a layer of TaAl or a layer of TaAl formed on a layer of AlCu is formed on the first sacrificial layer 211 and on the exposed portions of transparent layer 208 and partially reflecting layer 210 in <figref idref="DRAWINGS">FIG. 2C</figref>. The first metal layer 213 is patterned and etched to define a pixel plate 212, first portions of ground posts 227, and signal posts 222 and to expose portions of the first sacrificial layer 211 in <figref idref="DRAWINGS">FIG. 2D</figref>. Note that the pixel plate 212 contacts the sacrificial layer 211, the ground posts 227 contact the exposed portions of partially reflecting layer 210, and the signal posts 222 contact transparent layer 208, or for embodiments without transparent layer 208, first substrate 206.

0019A second sacrificial layer 231 (distinguished by cross-hatching) is formed on the first metal layer 213, i.e., on pixel plate 212, ground posts 227, and signal posts 222, and on the exposed portions of the first sacrificial layer 211 in <figref idref="DRAWINGS">FIG. 2E</figref>. The second sacrificial layer 231 is patterned and etched to expose portions of pixel plate 212 and to expose ground posts 227 and signal posts 222. For one embodiment, the second sacrificial layer 231 may be smoothed and/or flattened prior to patterning and etching using CMP.

0020A second metal layer 233, e.g., of TaAl, is formed on the second sacrificial layer 231, on the exposed portions of pixel plate 212, and on the exposed ground posts 227 and signal posts 222 in <figref idref="DRAWINGS">FIG. 2F</figref>. The second metal layer 233 is patterned and etched to form flexures 220 and second portions of ground posts 227 and to expose portions of the second sacrificial layer 231 in <figref idref="DRAWINGS">FIG. 2G</figref>. Note that flexures 220 electrically and physically connect signal posts 222 to the exposed portions of pixel plate 212. Note further that flexures 220 directly overlie pixel plate 212, meaning that when the device 200 is inverted and connected to a second substrate, such as driver 104, as shown in <figref idref="DRAWINGS">FIG. 1</figref>, flexures 220 will be located under the pixel plate 212. That is, flexures 220 are aligned behind pixel plate 212 so that pixel plate 212 obstructs flexures 220 from being viewed through cover 206. This helps to conserve device real estate.

0021A third sacrificial layer 261 (distinguished by cross-hatching) is formed on flexures 220, ground posts 227, and the exposed portions of the second sacrificial layer 231 and is patterned and etched to expose portions of flexures 220 and ground posts 227 in <figref idref="DRAWINGS">FIG. 2H</figref>. For one embodiment, the third sacrificial layer 261 may be smoothed and/or flattened prior to patterning and etching using CMP. A third metal layer 264, e.g., AlCu, TaAl, or the like, is formed on the third sacrificial layer 261 and on the exposed portions of flexures 220 and on ground posts 227 in <figref idref="DRAWINGS">FIG. 2I</figref>. The third metal layer 264 is patterned and etched to form ground contacts 229 in physical and electrical contact with ground posts 227 and signal contacts 224 in physical and electrical contact with flexures 220 and to expose portions of the third sacrificial layer 261 in <figref idref="DRAWINGS">FIG. 2J</figref>. Alternatively, for another embodiment, CMP forms the ground contacts 229.

0022A protective layer 216, e.g., of TEOS (tetraethylorthosilicate) oxide, silicon oxide, etc., is formed on the exposed portions of the third sacrificial layer 261 and on ground contacts 229 and signal contacts 224 and is patterned and etched to expose portions of the third sacrificial layer 261 and ground contacts 229 and signal contacts 224 in <figref idref="DRAWINGS">FIG. 2K</figref>. For one embodiment, CMP follows patterning and etching to smooth and flatten protective layer 216 and ground contacts 229 and signal contacts 224 so that ground contacts 229 and signal contacts 224 are substantially flush with protective layer 216. For another embodiment, CMP may be used to expose the portions of the third sacrificial layer 261 and ground contacts 229 and signal contacts 224.

0023The first sacrificial layer 211, the second sacrificial layer 231, and the third sacrificial layer 261 are removed in <figref idref="DRAWINGS">FIG. 2L</figref> to form the portion of the device 200 that includes a gap 214, as indicated by removal of the cross-hatching. Gap 214 contains pixel plate 212 and flexures 220. Note that removal of the first sacrificial layer 211 forms a first gap portion 2141 between pixel plate 212 and partially reflecting layer 210. Removal of the second sacrificial layer 231 and the third sacrificial layer 261 forms a second gap portion 2142 between pixel plate 212 and protective layer 216. Note that flexures 220 are contained within the second gap portion 2142. Flexures 220 support pixel plate 212 within gap 214 and provide a restoring force against which pixel plate 212 returns from an electrostatic actuation driving force applied to pixel plate 212 for some embodiments.

0024The device is inverted and bonded to the second substrate, such as driver 104 of <figref idref="DRAWINGS">FIG. 1</figref>. This electrically connects signal contacts 224 to a signal line of the second substrate, such as a signal line 132 of a driver circuit 130 of driver 104. Ground contacts 229 are connected to a ground line of the second substrate, such as ground line 136 of driver 104. Note that partially reflecting layer 210 is at a ground state and acts as a first capacitor plate. When electrical signals are applied to pixel plate 212, via signal contacts 224 and flexures 220, pixel plate 212 acts as a second capacitor plate and moves within gap 214 against the restoring force provided by flexures 220. This regulates the size of gap portion 2141.

0025It will be appreciated that the bond ring 126 of device 102 of <figref idref="DRAWINGS">FIG. 1</figref> may be formed, for one embodiment, as described above for ground posts 227.

CONCLUSION

0026Although specific embodiments have been illustrated and described herein it is manifestly intended that the scope of the claimed subject matter be limited only by the following claims and equivalents thereof.

Contents5

Every citation, both ways

Citations
Document	Relation	Office	Cited during
US2009115918A1	Cited by	United States of America	Pre-grant
US2006227404A1	Cited by	United States of America	Pre-grant
US7781697B2	Cited by	United States of America	Search report
US8064117B2	Cited by	United States of America	Search report
US2007236646A1	Cited by	United States of America	Pre-grant
US7619805B2	Cited by	United States of America	Search report
US2004012838A1	Cites	United States of America	Search report
US2004156089A1	Cites	United States of America	Search report
US2005099670A1	Cites	United States of America	Search report
US2005275930A1	Cites	United States of America	Search report
US5652671A	Cites	United States of America	Search report
US5658698A	Cites	United States of America	Applicant
US6123985A	Cites	United States of America	Applicant
US6438282B1	Cites	United States of America	Search report
US6738538B2	Cites	United States of America	Applicant
US7109066B2	Cites	United States of America	Search report
US20040012838A1	Cites	United States of America	Search report
US20040156089A1	Cites	United States of America	Search report
US20050099670A1	Cites	United States of America	Search report
US20050275930A1	Cites	United States of America	Search report

3 members in 1 office; this record represents the family

This recordMember, by publication datePriority claim

Priority claims1

Priority claims
Document	Office	Kind	Date
62117604	United States of America	P	2004-10-21

Members3

Family members, oldest first
Document	Office	Kind
US2006094143A1	United States of America	A1	2006-05-04
US7320899B2This record	United States of America	B2	2008-01-22
US2008068697A1	United States of America	A1	2008-03-20

46 transactions on the USPTO file

Allowed after 2 non-final rejections.

Non-final rejections: 2
Final rejections: 0
RCEs: 0
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event	Code
2019-07-11	Payment of Maintenance Fee, 12th Year, Large EntityM1553	M1553
2008-01-22	Recordation of Patent Grant MailedPGM/	PGM/
2008-01-22	Patent Issue Date Used in PTA CalculationAllowedPTAC	PTAC
2008-01-04	Email NotificationEML_NTR	EML_NTR
2008-01-02	Issue Notification MailedAllowedWPIR	WPIR
2007-11-16	Dispatch to FDCD1935	D1935
2007-11-06	Application Is Considered Ready for IssuePILS	PILS
2007-11-01	Issue Fee Payment VerifiedN084	N084
2007-11-01	Issue Fee Payment VerifiedN084	N084
2007-11-01	Issue Fee Payment ReceivedIFEE	IFEE
2007-10-17	Mail Notice of AllowanceAllowedMN/=.	MN/=.
2007-10-17	Mail Examiner's AmendmentMEX.A	MEX.A
2007-10-16	Notice of Allowance Data Verification CompletedAllowedN/=.	N/=.
2007-10-16	Examiner's Amendment CommunicationEX.A	EX.A
2007-08-05	Date Forwarded to ExaminerFWDX	FWDX
2007-07-27	Response after Non-Final ActionA...	A...
2007-06-22	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2007-06-20	Non-Final RejectionNon-final rejectionCTNF	CTNF
2007-04-16	Date Forwarded to ExaminerFWDX	FWDX
2007-04-09	Response after Non-Final ActionA...	A...
2007-01-25	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2007-01-22	Non-Final RejectionNon-final rejectionCTNF	CTNF
2006-11-14	Date Forwarded to ExaminerFWDX	FWDX
2006-11-03	Response to Election / Restriction FiledELC.	ELC.
2006-10-03	Mail Restriction RequirementMCTRS	MCTRS
2006-09-29	Restriction/Election RequirementCTRS	CTRS
2006-07-20	Case Docketed to Examiner in GAUDOCK	DOCK
2005-07-29	IFW TSS Processing by Tech Center CompleteTSSCOMP	TSSCOMP
2005-07-29	Case Docketed to Examiner in GAUDOCK	DOCK
2005-02-17	Application Return from OIPEWROIPE	WROIPE
2005-02-17	Application Return TO OIPEROIPE	ROIPE
2005-02-17	Application Return from OIPEWROIPE	WROIPE
2005-02-17	Application Return TO OIPEROIPE	ROIPE
2005-02-17	Application Dispatched from OIPEOIPE	OIPE
2005-02-17	Application Is Now CompleteCOMP	COMP
2005-02-01	Additional Application Filing FeesADDFLFEE	ADDFLFEE
2005-02-01	A statement by one or more inventors satisfying the requirement under 35 USC 115, Oath of the ApplicOATHDECL	OATHDECL
2005-01-14	Notice Mailed--Application Incomplete--Filing Date AssignedINCD	INCD
2005-01-07	Cleared by L&R (LARS)L128	L128
2004-12-02	Referred to Level 2 (LARS) by OIPE CSRL198	L198
2004-11-13	IFW Scan & PACR Auto Security ReviewSCAN	SCAN
2004-10-29	Information Disclosure Statement consideredIDSC	IDSC
2004-10-29	Reference capture on IDSRCAP	RCAP
2004-10-29	Information Disclosure Statement (IDS) FiledM844	M844
2004-10-29	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2004-10-29	Initial Exam Team nnIEXX	IEXX

7 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2019-07-11	Maintenance fee paymentMAFP	MAFP
2015-07-09	Fee paymentFPAY	FPAY
2011-12-02	Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP
2011-05-20	Fee paymentFPAY	FPAY
2011-04-26	AssignmentAS	AS
2008-01-02	Information on status: patent grantGrantedPATENTED CASESTCF	STCF
2005-02-03	AssignmentAS	AS