US6686750B2

Semiconductor integrated circuit device and IC card

Summary by NHIP

Crack detection semiconductor device

The device detects semiconductor chip cracks by monitoring resistance changes in a resistor connected to a logic circuit. A PMOS transistor with its gate and drain connected forms a current source that serially links with the resistor, while an inverter detects the resulting voltage shift at their coupling node to stop operation.

Claim Score by NHIP

Read claim 1, the broadest

Abstract

A semiconductor integrated circuit device is provided with an IC chip so as to prevent its circuits from malfunction when the IC chip is cracked. To detect chip cracks, a resistor R01 is disposed at the outer periphery of the area in which one wants to detect the chip crack. If the chip is cracked and the resistance value of the resistor R01 is changed, the resistance change is detected, thereby controlling internal signals such as the power on reset signal and stopping the whole operation of the circuit device so as to prevent the circuits from malfunction. Thus, the system security can also be improved.

US6686750B2, drawing sheet 1 — Sheet 1 of 11

Term

Term ended

Expired 19 January 2020, 6.7 years ago.

12 claims: 1 independent, 11 dependent

1
Broadest claimClaim Score 69, broad(NHIP)A semiconductor integrated circuit device comprising:a logic circuit;a current source;a resistor;and a chip crack detector;wherein said logic circuit, said current source, said resistor, and said chip crack detector are formed on a semiconductor chip;said current source and said resistor are connected serially between a first potential and a second potential;and said chip crack detector detects a crack in said semiconductor chip, thereby preventing said logic circuit operation, according to a third potential of a first coupling node between said current source and said resistor, said first coupling node being connected to an input terminal of said chip crack detector.

52 paragraphs in 5 sections, as filed

This is a divisional application of U.S. Ser. No. 09/427,594, filed Oct. 27, 1999, now U.S. Pat. No. 6,420,883.

FIELD OF THE INVENTION

The present invention relates to a semiconductor integrated circuit device, more particularly to a technique for preventing the device from malfunction when its IC chip cracks.

BACKGROUND OF THE INVENTION

Recently, “IC cards” each of which employs a semiconductor integrated circuit device, have come into widespread use. An IC card has various functions equivalent to those realized by a magnetic card at present, for example, exchanging data with a reader/writer through the semiconductor integrated circuit device mounted thereon.

Some IC cards are protected from chip cracks with the use of various techniques, to thicken the IC card itself in structure for avoiding a stress to be applied onto the chip thereof, to compose the IC card so as to avoid a stress to be applied onto the chip itself, and/or to reinforce the chip with a board.

SUMMARY OF THE INVENTION

Along with the popularization of the IC cards, a demand for thinner IC cards is increasing. This also creates the demand for thinner IC chips used in the IC card, and a problem that the chips become weak in shock resistance and tend to be easily cracked. Although the circuits of an IC card are in disabled condition when the chip is cracked, still a problem will arise. There is the problem of malfunction of the chip, caused by the coexistence of active and inactive circuits under the cracked chip.

In particular, an IC chip is often mounted on an IC card so as to come in close contact with the principal part of the card. So, unlike a case in which the chip is pinned on a board, a part of the chip continues an imperfect operation even after the chip is cracked. Concretely, the chip used as a single unit is cracked to pieces, then the chip will be disabled for operation. The chip used as a part of an IC card, however, might continue its operation on the cracked chip. Imperfect operation of the chip due to this is serious problem especially in the use of the IC card for security and cashing.

Under the circumstances, the present invention aims to provide a semiconductor integrated circuit device that never malfunctions when the chip is cracked.

The Japanese Patent Laid-Open No. 6-244254 discloses a technique for detecting defective chips including circuit element cracks. In the technique, a conductor pattern is formed on the surface of a circuit element, then a pad for measurement is formed on this pattern. Then, the resistance variation of the pattern is measured from outside, thereby selecting defective chips.

This technique is intended to select defective chips, not intended for detecting chips cracked after shipping. In the case of an IC card to which the present invention is expected to be applied, the chip is often damaged in actual practice. The present invention, thus, aims to surely avoid a chip malfunction caused by the cracked chip brought about in actual practice.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a layout for disposing a resistor for detecting chip cracks on an IC card chip.

FIG. 2 is a top view of a cracked chip.

FIG. 3 is a circuit diagram of a basic configuration of a chip crack detector.

FIG. 4 is a circuit diagram of the chip crack detector in the first embodiment.

FIG. 5 is a circuit diagram of the chip crack detector in the second embodiment.

FIG. 6(a) shows operation waveforms output from the chip crack detector (in the second embodiment) for a normal chip (not cracked).

FIG. 6(b) shows operation waveforms output from the same for a cracked chip.

FIG. 7 is a circuit diagram of the chip crack detector in the third embodiment.

FIG. 8 is a top view of a configuration of an IC card.

FIG. 9 is a cross sectional view of the IC card shown in FIG. 8 taken along IX—IX.

FIG. 10 is a layout of an IC card chip (LSI).

FIG. 11 is a cross sectional view of the IC card chip shown in FIG. 10 taken along XI—XI.

FIG. 12 is a cross sectional view of the IC card chip shown in FIG. 10 taken along XII—XII.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereunder, the preferred embodiments of the present invention will be described with reference to the accompanying drawings. FIG. 1 shows how to dispose a resistor for a chip crack detector of the present invention. In a semiconductor integrated circuit device on which transistors, resistors, etc. are formed on one and the same silicon wafer chip, one or more resistors R01 are disposed at least at two sides of the outer periphery of the area in which one wants to detect the chip crack. The resistors R01 are used to detect chip cracks. In FIG. 1, a resistor is disposed so as to go round a part of the inner circuit, but the resistor may be disposed at the line surrounding all circuits. The line surrounding all circuits means an area outside a circuit block provided with a logic circuit, for example.

FIG. 2 shows an explanatory view of chip cracks caused by a shock from outside the chip. Like L1 and L2, a chip is often cracked in the directions of the y axis or the x axis. consequently, a resistor R01 must be disposed at least at each side of the chip in the directions of the y and x axes of the area in which one wants to detect the chip crack. To meet the case where a chip might be cracked or chipped like L3 and L4, the resistor R01 should preferably be disposed so as to surround the area in which one wants to detect the chip crack, and thereby detecting chip defects including cracks and chips.

If the chip is cracked, the resistance value of the resistor R01 disposed in such a way rises at the cracked portion. The resistance value of the resistor R01 also rises. The voltage and current changes are thus detected based on the change of the resistance value of the resistor R01, caused by the chip crack, thereby detecting a chip crack and further preventing the chip from malfunction.

FIG. 3 shows a basic configuration of the chip crack detector which uses the resistor R01 described above. In this configuration, a current source I01 and a resistor R01 are connected serially to each other between the power supply voltage terminal VDD and the ground terminal. The node N1 is connected to the input terminal of the detector G1. Note that the current source I01 should preferably be a constant current source for easier controlling.

In this circuit, the voltage VN1 of the connecting point N1 is decided by the product between the resistor R01 and the current Ir of the current source I01. The resistor R01 and the current source I01 are set to VN1<Vt in case where the chip is not cracked, and set to VN1>Vt in case where the chip is cracked. The Vt means a detection level of the detector G1. In this setting, the detector G1 outputs “H” when the chip is not cracked and “L” when the chip is cracked. Chip cracks can thus be detected surely.

FIG. 4 shows the first embodiment of the chip crack detector. Basically, the configuration of the detector is the same as that shown in FIG. 3. The current source I01 is composed of a PMOS transistor Mil in which the gate terminal is connected to the drain terminal. In this case, the detector is an inverter G2. The detector G1 shown in FIG. 3 can also be replaced with an inverter. The current source I01 can also be replaced with a constant current source in FIG. 4.

FIG. 5 shows the second example of the chip crack detector. A PMOS transistor M01 and an NMOS transistor Msw are connected serially to each other between the power supply voltage terminal VDD and the ground terminal. The gate terminal and the drain terminal are connected to each other in the PMOS transistor M01. A control signal S1 is entered to the gate terminal of the NMOS transistor Msw.

Furthermore, the PMOS transistor M02 and the resistor R01 are connected serially to each other between the power supply voltage terminal VDD and the ground terminal. The gate terminal of the PMOS transistor M02 is connected to the node N2 between the PMOS transistor M01 and the NMOS transistor Msw.

The node N1 between the PMOS transistor M02 and the resistor R01 is connected to the input terminal of the inverter G2. In addition, the output terminal of the inverter G2 and the control signal S1 are connected to the input terminals of the 2-input AND gate G3 respectively.

FIGS. 6(a) and (b) show the waveforms of the chip crack detection of the chip crack detector shown in FIG. 5. FIG. 6(a) shows the operation waveforms for detecting a normal chip. When the level of the input signal S1 is “H”, the transistor Msw is turned on and the current Ir flows in the transistors M01 and M02 and the resistor R01, so that the voltage VN1 of the node N1 becomes a product between the resistance value R of the resistor R01 and the current Ir. At this time, if all the above items are set as described above, the relationship between the voltage VN1 and the detection level Vt becomes VN1<Vt, thereby the output of the inverter G2 becomes “H” and the output Vout of the 2-input AND gate G3 also becomes “H”.

If the level of the input signal S1 is “L”, the transistor Msw is turned off and no current flows in the transistors M01 and M02 and the resistor R01. Thus, the voltage VN1 becomes 0V and the output Vout becomes “L”.

As described above, in the resistor R01, when the chip is not cracked, a signal equivalent to the control signal S1 is output to the Vout.

Next, FIG. 6(b) shows the operation waveforms output from the chip crack detector when the chip is cracked. When the chip is cracked, the resistance value of the resistor R01 becomes “a” times (a>1) the R value. At this time, if the level of the control signal S1 is “H” as shown in FIG. 6(b), the current Ir flows in the resistor R01 as described above. Then, the voltage VN1 becomes aRXIr and the relationship between the voltage VN1 and the detection level Vt becomes VN1>Vt. Thus, the inverter G2 outputs “L” and the output Vout becomes “L”.

If the level of the control signal S1 is “L”, the Vout becomes “L” just like when the chip is not cracked.

If the resistor R01 is cracked and the resistance value of the resistor R01 becomes “a” times the R value, the Vout is fixed at “L” regardless of the level of the control signal S1.

If the chip is not cracked, the control signal S1 is output to the next circuit as it is. If the chip is cracked, the input in the next circuit can be fixed to “L”, thereby stopping the circuit operation.

In this case, the control signal S1 of the chip crack detector can be replaced with a power on reset signal. The power on reset signal is a signal for initializing the logic of an IC just after the IC is powered. If the object chip is cracked and the resistance value rises in the above configuration, no power on reset signal is entered. Thus, the system is not started at all, so that no malfunction occurs in the system. In addition, because this circuit is driven only when the system is reset, the power consumption for detecting chip cracks can be minimized favorably.

FIG. 7 shows the third example of the chip crack detector. In this example, the drain terminal of the PMOS transistor M11 is connected to the resistor Rref at the node N3 between the power supply voltage VDD and the ground terminal. In the same way, the drain terminal of the PMOS transistor M12 is connected to the resistor R01 at the node N4 between the power supply voltage VDD and the ground terminal. And, the gate terminal of the PMOS transistor M11 is connected to the node N4 and the gate terminal of the PMOS transistor M12 is connected to the node N3 respectively.

FIG. 7 shows a circuit configuration where “H” is output to the output terminal OUT1 if the resistance value of the resistor R01 is larger than the resistance value of the Rref, and “L” is output to the output terminal OUT1 if the resistance value of the resistor R01 is smaller than the resistance value of the resistor Rref. In addition, an inverted value of the output terminal OUT1 is output to the output terminal OUT2. If the relationship between the resistance value R′ of the resistor Rref and the resistance value R of the resistor R01 is set so as to become R<R′<a R(a>1), at this time, the output status can be changed between when the chip is cracked and when not cracked. Because the current does not flow steadily in this configuration, the power consumption can be reduced favorably.

Although the resistor R01 is connected to the ground terminal side as shown in FIG. 3 in the above configuration, the connections of the resistor R01 and the current source I01 can be changed reversely in FIG. 3 to obtain the same function. Also in FIG. 4, the resistor R01 can be connected to the power supply voltage terminal VDD and the NMOS transistor Mi1 in which the gate terminal and the drain terminal are connected to each other can be connected to the ground terminal side to realize the same function. This is also true in FIG. 5 and in FIG. 7 respectively.

FIG. 8 shows an IC card provided with an IC chip thereon, used to detect chip cracks as described above. The IC card comprises an antenna L1 and an IC chip IC1. Signals can be entered/output to/from the IC card according to the signal entered to the antenna L1. The IC chip IC1 processes those signals.

FIG. 9 shows the I-I′ cross sectional view of the IC card shown in FIG. 8, taken along IX—IX. As shown in FIG. 9, the chip IC1 mounted on the IC card is fixed by means of resin or the like, so that the chip is kept in close contact with the IC card in cross section even when the chip is cracked in the case where the IC card is bent or pressed. Consequently, an element which is expected to have been broken is kept abnormally in contact with the chip. This is why the IC card malfunctions.

In addition to the example shown in FIG. 9, in which the chip IC1 is fixed by means of resin, there are also some other methods proposed. For example, the IC chip is embedded in a recess formed in the card board or the IC chip is bonded on the card board. In those examples, because the IC chip is reinforced physically with a reinforcing member whose surface is in close contact with the surface of the IC chip, erroneous operation of the IC circuit might continue even after the chip is cracked.

FIG. 10 shows a circuit diagram of the chip provided with the aforesaid chip crack detector for preventing the IC chip from malfunction. On the chip are disposed a power supply circuit, a transmission/reception circuit, a logic circuit, and a nonvolatile memory as shown in FIG. 10. The chip is composed so that the power on reset signal generated in the power on reset circuit is passed through the chip crack detector and entered to the logic circuit.

This configuration, if the chip is cracked, prevents the input of the power on reset signal toward the logic circuit, and thereby preventing the logic circuit from such malfunction as writing of wrong data in the memory. Note that a diffusion resistor is used as the resistor disposed on the line surrounding all circuits.

FIGS. 11 and 12 show cross sectional views of the chip shown in FIG. 10 taken along XI—XI and XII—XII, respectively. In this diffusion resistor, P-type impurities are implanted in the N substrate. Both ends of the diffusion resistor are wired to the chip crack detector with the use of the wiring layer AL1 (first layer). Because such a diffusion resistor is used, the resistor value is increased greatly when the chip is cracked, and because such a diffusion resistor is disposed on the line surrounding all circuits, chip cracks can surely be detected.

Both ends of the diffusion resistor may also be connected to an external signal pad via the first layer wiring. This allows an external detector to get information about register changes, and thus is applicable to selecting non-defective chips before shipping.

The chip crack detector as described above enables to prevent a cracked chip from imperfect operations brought about through a production process or in actual practice, especially in an ordinary IC card with no shockproofing. Consequently, it is possible to reduce system troubles caused by malfunctions of the LSI when the chip is cracked, as well as to improve the security of the whole system including IC cards.

In the above embodiments, both chip and card are prevented from imperfect operations if the cracked chip is detected. It is also possible to provide the chip with an indicator function for displaying a detected chip crack. However, the cards often used for security and cashing are preferably prohibited from usage if any failure is detected in them. In addition, a mere display of a chip defect would be insufficient to prevent those cards from illegal usage by the user whether it is a careless mistake or an intentional one. Taking those into consideration, therefore, this embodiment will be most desirable, since the card usage is prohibited when the cracked chip is detected.

According to the present invention, therefore, it is possible to detect whether or not the object chip is cracked by detecting a change of the resistance value of the resistor caused by a chip crack and prevent the chip circuits from malfunction to be caused by a chip crack, thereby the system security can be improved. The present invention will be suitable for “IC cards” on each of which a semiconductor integrated circuit device is mounted.

Contents5

Every citation, both ways

Citations
Document	Relation	Office	Cited during
US11735079B2	Cited by	United States of America	Applicant
US9257352B2	Cited by	United States of America	Applicant
US7247921B2	Cited by	United States of America	Search report
US11355039B2	Cited by	United States of America	Applicant
US7649200B1	Cited by	United States of America	Search report
CN102867812A	Cited by	China	Search report
US2005212535A1	Cited by	United States of America	Pre-grant
US9057760B2	Cited by	United States of America	Applicant
US10613136B2	Cited by	United States of America	Applicant
US2008035923A1	Cited by	United States of America	Pre-grant
DE112012000256B4	Cited by	Germany	Applicant
US9378317B2	Cited by	United States of America	Applicant
US8575723B2	Cited by	United States of America	Applicant
US2013009663A1	Cited by	United States of America	Pre-grant
US7141990B2	Cited by	United States of America	Search report
US11454669B2	Cited by	United States of America	Applicant
DE102006037633B4	Cited by	Germany	Search report
US9599664B2	Cited by	United States of America	Applicant
DE112012000256B4	Cited by	Germany	Search report
US2005275076A1	Cited by	United States of America	Pre-grant
US5300837A	Cites	United States of America	Applicant
US6072328A	Cites	United States of America	Applicant
US6114900A	Cites	United States of America	Applicant
US6188112B1	Cites	United States of America	Applicant
JPH01232756A	Cites	Japan	Applicant
JPH01248289A	Cites	Japan	Search report
JPH031439A	Cites	Japan	Applicant
JPH04173194A	Cites	Japan	Applicant
JPH06244254A	Cites	Japan	Applicant
JPH0677300A	Cites	Japan	Search report
JPH09116102A	Cites	Japan	Search report
JPS6387736A	Cites	Japan	Applicant

6 members in 4 offices

This recordMember, by publication datePriority claim

Priority claims10

Priority claims
Document	Office	Kind	Date
30985098	Japan	A	1998-10-30
30985098	Japan	A	1998-10-30
42759499	United States of America	A	1999-10-27
42759499	United States of America	A	1999-10-27
16464102	United States of America	A	2002-06-10
09427594	–	–	–
10309850	–	–	–
JP19980309850	–	–	–
US19990427594	–	–	–
US20020164641	–	–	–

Members6

Family members, oldest first
Document	Office	Kind
WO0026965A1	World Intellectual Property Organization (WIPO)	A1	2000-05-11
AU6367699A	Australia	A	2000-05-22
TW486806B	Taiwan Province of China	B	2002-05-11
US6420883B1	United States of America	B1	2002-07-16
US2002153899A1	United States of America	A1	2002-10-24
US6686750B2This record	United States of America	B2	2004-02-03

32 transactions on the USPTO file

Allowed after 1 non-final rejection.

Non-final rejections: 1
Final rejections: 0
RCEs: 0
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event
2004-02-03	Recordation of Patent Grant Mailed
2004-02-03	Patent Issue Date Used in PTA CalculationAllowed
2004-01-15	Issue Notification MailedAllowed
2003-12-22	Receipt into Pubs
2003-12-18	Application Is Considered Ready for Issue
2003-12-17	Correspondence Address Change
2003-11-21	Issue Fee Payment Verified
2003-11-21	Issue Fee Payment Received
2003-10-08	Receipt into Pubs
2003-09-03	Workflow - File Sent to Contractor
2003-09-02	Receipt into Pubs
2003-08-29	Dispatch to Publications
2003-08-26	Mail Notice of AllowanceAllowed
2003-08-25	Notice of Allowance Data Verification CompletedAllowed
2003-07-14	Date Forwarded to Examiner
2003-06-30	Response after Non-Final Action
2003-03-31	Mail Non-Final RejectionNon-final rejection
2003-03-24	Non-Final RejectionNon-final rejection
2003-02-05	Date Forwarded to Examiner
2003-02-03	Response to Election / Restriction Filed
2003-01-02	Mail Restriction Requirement
2002-12-31	Restriction/Election Requirement
2002-08-09	Case Docketed to Examiner in GAU
2002-07-15	Application Dispatched from OIPE
2002-07-12	Application Is Now Complete
2002-06-25	IFW Scan & PACR Auto Security Review
2002-06-10	Workflow - Drawings Finished
2002-06-10	Workflow - Drawings Matched with File at Contractor
2002-06-10	Preliminary Amendment
2002-06-10	Information Disclosure Statement (IDS) Filed
2002-06-10	Information Disclosure Statement (IDS) Filed
2002-06-10	Initial Exam Team nn

7 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2017-11-29	AssignmentAS	AS
2015-07-22	Fee paymentFPAY	FPAY
2011-07-06	Fee paymentFPAY	FPAY
2011-03-25	AssignmentAS	AS
2007-07-06	Fee paymentFPAY	FPAY
2005-12-02	Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP
2004-01-15	Information on status: patent grantGrantedPATENTED CASESTCF	STCF