US6366147B2

High performance impulse flip-flops

Summary by NHIP

Conditional Inverter Flip-Flop

The circuit uses a multiple input conditional inverter activated by clock signals to transfer sampled data to a keeper circuit. A fourth inverter chain generates the fourth clock signal from a third clock signal, which drives the N control terminal of the second transmission gate.

Claim Score by NHIP

Read claim 5, the broadest

Abstract

A flip-flop circuit uses a multiple input conditional inverter activated by clock signals to transfer a sample of the input data to a keeper circuit. The keeper circuit signal is buffered to provide the flip-flop circuit output.

US6366147B2, drawing sheet 1 — Sheet 1 of 5

Term

Term ended

Expired 29 June 2020, 6.2 years ago.

16 claims: 5 independent, 11 dependent

1
A flip-flop circuit comprising:a first transmission gate, the first transmission gate having an input terminal, an output terminal, a P control terminal, and an N control terminal, wherein the input terminal is coupled to a data input, the P control terminal is coupled to a third clock signal, and the N control terminal is coupled to a fourth clock signal;a first inverter, the first inverter having an input terminal and an output terminal, wherein the input terminal is coupled to the first transmission gate output terminal;a second transmission gate, the second transmission gate having an input terminal, an output terminal, a P control terminal, and an N control terminal, wherein the input terminal is coupled to the first inverter output, the P control terminal is coupled to a second clock signal, and the N control terminal is coupled to a first clock signal;a keeper circuit, the keeper circuit having an input and an output, wherein the input and output are coupled to the second transmission gate output terminal;an output circuit, the output circuit having an input terminal and an output terminal, wherein the input terminal is coupled to the second transmission gate output terminal, and the output terminal is the flip-flop output;a second inverter, the second inverter having an input terminal and an output terminal, the input terminal coupled to a clock signal;a third inverter, the third inverter having an input terminal and an output terminal, the input terminal coupled to the second inverter output terminal to receive the second clock;and a fourth inverter, the fourth inverter having an input terminal and an output terminal, the input terminal coupled to the third inverter output terminal to receive the third clock, and the fourth inverter output terminal to generate the fourth clock.
5
Broadest claimClaim Score 75, broad(NHIP)A method for latching an input signal, comprising:receiving the input signal;receive a clock signal;generating a first single delayed inversion of the clock signal;generating a second double delayed version of the clock signal;generating a third triple delayed inversion of the clock signal;sampling the input signal by using the clock signal, the first, the second, and the third delayed clock signal;transferring the sample of the input signal to a keeper circuit upon receiving the clock signal;and buffering the keeper circuit to generate the latched input signal.
8
An apparatus for latching an input signal, comprising:means for receiving the input signal;means for receiving a clock signal;means for generating a first single delayed inversion of the clock signal;means for generating a second double delayed version of the clock signal;means for generating a third triple delayed inversion of the clock signal;means for sampling the input signal by using the clock signal, the first, the second, and the third delayed clock signal;means for transferring the sample of the input signal to a keeper circuit upon receiving the clock signal;and means for buffering the keeper circuit to generate the latched input signal.
11
A machine-readable medium having stored thereon instructions, which when executed by a processor, causes a logic block to perform the following:receive an input signal;receive a clock signal;generate a first single delayed inversion of the clock signal;generate a second double delayed version of the clock signal;generate a third triple delayed inversion of the clock signal;sample the input signal using the clock signal, the first, the second, and the third delayed clock signal;transfer the sample of the input signal to a keeper circuit upon receiving the clock signal;and buffer the keeper circuit to generate a latched output representation of the input signal.
14
A computer based system comprising:a processing element;a flip-flop connected to the processing element, comprising: a first transmission gate, the first transmission gate having an input terminal, an output terminal, a P control terminal, and an N control terminal, wherein the input terminal is coupled to a data input, the P control terminal is coupled to a third clock signal, and the N control terminal is coupled to a fourth clock signal;a first inverter, the first inverter having an input terminal and an output terminal, wherein the input terminal is coupled to the first transmission gate output terminal;a second transmission gate, the second transmission gate having an input terminal, an output terminal, a P control terminal, and an N control terminal, wherein the input terminal is coupled to the first inverter output, the P control terminal is coupled to a second clock signal, and the N control terminal is coupled to a first clock signal;a keeper circuit, the keeper circuit having an input and an output, wherein the input and output are coupled to the second transmission gate output terminal;an output circuit, the output circuit having an input terminal and an output terminal, wherein the input terminal is coupled to the second transmission gate output terminal, and the output terminal is the flip-flop output;a second inverter, the second inverter having an input terminal and an output terminal, the input terminal coupled to a clock signal;a third inverter, the third inverter having an input terminal and an output terminal, the input terminal coupled to the second inverter output terminal to receive the second clock;and a fourth inverter, the fourth inverter having an input terminal and an output terminal, the input terminal coupled to the third inverter output terminal to receive the third clock, and the fourth inverter output terminal to generate the fourth clock.

Independent claims5

30 paragraphs in 4 sections, as filed

This is a Divisional of U.S. application Ser. No. 09/608,678 filed Jun. 29, 2000.

FIELD OF THE INVENTION

The present invention pertains to the field of electronic circuits. More particularly, the present invention relates to the design of flip-flop circuitry.

BACKGROUND OF THE INVENTION

Flip-flop circuits are used to maintain an output state (Q) based upon the sampling of an input data signal (D) at a particular point in time determined by a clock signal (CLK). The sampling of the input data signal is activated either by the edge or the level of the clock signal. At all other times, the output of the flip-flop circuit will not respond to changes in the input data signal.

Typical flip-flops have shortcomings. One such typical flip-flop is the master-slave flip-flop, which consists of two stages, the master and the slave. To change the output of the master-slave flip-flop, a signal must propagate through both the master and the slave stages. In fast circuits, this delay can pose problems.

Additionally, the number of logic devices used to build both the master and the slave can be large. This large number of devices may consume more power than desirable.

Also, the master-slave flip-flop requires that the data input be present and stable for a given time before the clock activates the sampling for the flip-flop to accurately respond to the data input. This is called the data “setup” time. Setup time affects the speed at which a flip-flop may operate. Thus, a setup time may pose a problem.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:

FIG. 1 is a block diagram of a flip-flop;

FIG. 2 is a block diagram of a computer system;

FIG. 3 is a circuit diagram of an embodiment of a flip-flop;

FIG. 4 is a waveform diagram illustrating the operation of the circuit depicted in FIG. 3;

FIG. 5 is a circuit diagram of another embodiment of a flip-flop;

FIG. 6 is a waveform diagram illustrating the operation of the circuit depicted in FIG. 5.

DETAILED DESCRIPTION

A method and apparatus for a flip-flop are described. The invention has a clock-to-output delay of two inverters in one embodiment. In another embodiment the clock-to-output delay is an inverter and a pass transistor. Because of the reduced clock-to-output delay, the flip-flops are extremely fast. The flip-flops do not require any setup time. The output of the flip-flops is also buffered. This buffering isolates the keeper circuit from the load. The flip-flops require fewer transistors than conventional flip-flop implementations, so may be smaller in size and/or consume less power.

FIG. 1 is a block diagram of a flip-flop. An input signal in the form of a clock is received 102. The clock input signal is next checked to determine if it is requesting a data input sample 104. If the input clock signal is not requesting a data input sample, then the input clock signal is checked again at 104. If the input clock signal is requesting a data input sample, then the data input signal is sampled 106. After the data input signal is sampled 106, the data input signal sample is transferred to a storage element 108. The storage element, representing the data input signal sample, is then buffered 110, and the buffered signal is presented as the output 112.

FIG. 2 is a block diagram of a computer system. The block diagram is a high level conceptual representation and may be implemented in a variety of ways and by various architectures. Bus system 202 interconnects a Central Processing Unit (CPU) 204, Read Only Memory (ROM) 206, Random Access Memory (RAM) 208, storage 210, display 220, audio, 222, keyboard 224, pointer 226, miscellaneous input/output (I/O) devices 228, and communications 230. The bus system 202 may be for example, one or more of such buses as a system bus, Peripheral Component Interconnect (PCI), Advanced Graphics Port (AGP), Small Computer System Interface (SCSI), Institute of Electrical and Electronics Engineers (IEEE) standard number 1394 (FireWire), etc. The CPU 204 may be a single, multiple, or even a distributed computing resource. The ROM 206 may be any type of non-volatile memory, which may be programmable such as, mask programmable, flash, etc. RAM 208 may be, for example, static, dynamic, synchronous, asynchronous, or any combination. Storage 210, may be Compact Disc (CD), Digital Versatile Disk (DVD), hard disks, optical disks, tape, flash, memory sticks, video recorders, etc. Display 220 might be, for example, a Cathode Ray Tube (CRT), Liquid Crystal Display (LCD), a projection system, Television (TV), etc. Audio 222 may be a monophonic, stereo, three dimensional sound card, etc. The keyboard 224 may be a keyboard, a musical keyboard, a keypad, a series of switches, etc. The pointer 226, may be, for example, a mouse, a touchpad, a trackball, joystick, etc. I/O devices 228, might be a voice command input device, a thumbprint input device, a smart card slot, a Personal Computer Card (PC Card) interface, virtual reality accessories, etc., which may optionally connect via an input/output port 229 to other devices or systems. An example of a miscellaneous I/O device 228 would be a Musical Instrument Digital Interface (MIDI) card. Communications device 230 might be, for example, an Ethernet adapter for local area network (LAN) connections, a satellite connection, a settop box adapter, a Digital Subscriber Line (xDSL) adapter, a wireless modem, a conventional telephone modem, a direct telephone connection, a Hybrid-Fiber Coax (HFC) connection, cable modem, etc. Note that depending upon the actual implementation of a computer system, the computer system may include some, all, more, or a rearrangement of components in the block diagram. For example, a thin client might consist of a wireless hand held device that lacks, for example, a traditional keyboard. Thus, many variations on the system of FIG. 2 are possible.

The present invention is capable of being embodied in each of the blocks of the computer system described above. Flip-flop 205 in the CPU 204 may be used to store the results of processing. Flip-flop 205 may be used to latch the signals received from the bus system 202. A flip-flop 207 used in ROM 206, may store the results of an access for presentation as an output on bus system 202. Likewise, the ROM 206 may embody the flip-flop 207 to latch an address that the bus system 202 presents to the ROM 206. A flip-flop 209 used in RAM 208, may store the results of an access for presentation as an output on bus system 202. RAM 208 may embody the flip-flop 209 to latch an address that the bus system 202 presents to the RAM 208. The RAM 208 may also use a flip-flop 209 as a storage element for either main storage, or cache storage. Storage 210 may for example, embody a flip-flop 211, as an output storage device to present its output to the bus 202. Flip-flop 211 may also store such things as user options for operation of the storage 210 which are received from the bus 202. Display 220 might use flip-flop 221 to latch a display signal, for example, if display 220 is an LCD display, flip-flop 221 might be used in an active-matrix as the storage element for a pixel. If display 220 is a CRT, flip-flop 221, might be used to store correction parameters, such as pin cushion correction. Audio 222 may use flip-flop 223 to store input and/or output signals received/sent to bus system 202. The keyboard 224 may use flip-flop 225 to store the status of indicators such as the numeric lock, caps lock, scroll lock, etc. The pointer 226, for example as a mouse, may use flip-flop 227 to store the status of a user click. An I/O device 228, for example in a thumbprint input device, may use flip-flop 229 to store the results of a thumbprint scan. Communications device 230 might be, for example, an Ethernet adapter which may use flip-flop 231 to store the results of a received packet.

FIG. 3 is a circuit diagram of an embodiment of a flip-flop. Flip-flop 300, has a Data input 301 to receive data. The Data input 301 is connected to the gate of a P-type transistor 302 and the gate of an N-type transistor 312. The source of transistor 302 is connected to a positive power supply Vcc. The source of transistor 312 is connected to a less positive power supply than Vcc, designated as ground by the ground symbol. The drain of transistor 302 is connected to the source of a P-type transistor 304. The drain of transistor 304 is connected to the source of a P-type transistor 306. The drain of transistor 306 is connected to the drain of a N-type transistor 308. The source of transistor 308 is connected to the drain of a N-type transistor 310. The source of transistor 310 it connected to the drain of transistor 312. Flip-flop 300, has a clock input 319, denoted Clk, to receive a clock. The Clk input 319 is connected to the input of an inverter 320, and the gate of transistor 306. The output of inverter 320 is denoted as Clkb 321, and is connected to the input of inverter 322, and the gate of transistor 308. The output of inverter 322, denoted 323, is coupled to the input of inverter 324. The output of inverter 324, denoted Clkbd 325, is coupled to the input of inverter 326, and the gate of transistor 304. The output of inverter 326, denoted Clkd 327, id coupled to the gate of transistor 310. The drain of transistor 306 and the drain of transistor 308 are coupled to the node 307. Node 307 is coupled to the input of inverter 314. The output of inverter 314, denoted as 315, is coupled to the input of inverter 316. The output of inverter 316 is coupled to the input of inverter 314. The node 307 is coupled to the input of the inverter 318. The output of inverter 318, denoted as Q 317, is the output of the flip-flop 300.

FIG. 4 is a waveform diagram illustrating the operation of the circuit depicted in FIG. 3. Operation is illustrated for the flip-flop 300 when the Data is in a binary high state at the sequence labeled 402, and operation is illustrated for the flip-flop 300 when the Data is in a binary low state at the sequence labeled 404.

Sequence 402 begins when the Clk signal makes a high to low transition. This Clk high to low transition propagates through the flip-flop circuitry and causes the Clkb low to high transition, the Clkbd low to high transition, the Clkd high to low transition. The Clkb transition from low to high “samples” the Data, which in this example, is in a high state, the result is that the output Q is in a high state.

Sequence 404 begins when the Clk signal makes a high to low transition. This Clk high to low transition propagates through the flip-flop circuitry and causes the Clkb low to high transition, the Clkbd low to high transition, the Clkd high to low transition. The Clk transition from high to low “samples” the Data, which in this example, is in a low state, the result is that the output Q is in a high low.

Operation of the flip-flop 300 may be more easily understood by considering transistors 302, 304, 306, 308, 310, and 312 as a “gated” inverter. When the inverter is “active,” a signal, dependent on the state of Data 301, will be transferred at the “gated” output junction of 306 and 308, denoted as node 307. The signal at node 307 will be “kept” by the keeper circuit of 314 and 316, and the signal at node 307 will be buffered by inverter 318 and output as Q 317. When the “gated” inverter is not active, that is, it is no longer actively driving the node 307 and has entered a high impedance (Hi-Z) state, then the output Q 317 will be maintained because the keeper circuit has maintained the state when the “gated” inverter was actively driving node 307.

The “gated” inverter is actively driving node 307 toward a high state when the gates of transistors 302, 304, and 306, corresponding to the signals Data 301, Clkbd 325 and Clk 319 respectively, are in a low state. Conversely, the “gated” inverter is actively driving node 307 toward a low state when the gates of transistors 308, 310, and 312, corresponding to the signals Clkb 321, Clkd 327, and Data 301 respectively, are in a high state.

FIG. 5 is a circuit diagram of another embodiment of a flip-flop. Flip-flop 500, has a Data input 501 to receive data. The Data input 501 is connected to the input of a transmission gate 530. The output of transmission gate 530, denoted by node 531, is connected to the input of inverter 532. The output of inverter 532, is connected to the input of transmission gate 534. The output of transmission gate 534 is coupled to the node 507. Node 507 is coupled to the input of inverter 514. The output of inverter 514, denoted as 515, is coupled to the input of inverter 516. The output of inverter 516 is coupled to the input of inverter 514. The node 507 is coupled to the input of the inverter 518. The output of inverter 518, denoted as Q 517, is the output of the flip-flop 500. Flip-flop 500, has a clock input 519, denoted Clk, to receive a clock. The Clk input 519 is connected to the input of an inverter 520, and the N-type transistor control gate of transmission gate 534. The output of inverter 520 is denoted as Clkb 521, and is connected to the input of inverter 522, and the P-type transistor control gate of transmission gate 534. The output of inverter 522, denoted Clkd 523, is coupled to the P-type transistor control gate of transmission gate 530. The output of inverter 524, denoted Clkbd 525, is coupled to the N-type transistor control gate of transmission gate 530.

FIG. 6 is a waveform diagram illustrating the operation of the circuit depicted in FIG. 5. Operation is illustrated for the flip-flop 500 when the Data is in a binary high state at the sequence labeled 602, and operation is illustrated for the flip-flop 500 when the Data is in a binary low state at the sequence labeled 604.

Sequence 602 begins when the Clk signal makes a low to high transition. This Clk low to high transition propagates through the flip-flop circuitry and causes the Clkb high to low transition, the Clkd low to high transition, the Clkdb high to low transition. The Clk transition from low to high “samples” the Data, which in this example, is in a high state, the result is that the output Q is in a high state.

Sequence 604 begins when the Clk signal makes a low to high transition. This Clk low to high transition propagates through the flip-flop circuitry and causes the Clkb high to low transition, the Clkd low to high transition, the Clkdb high to low transition. The Clk transition from low to high “samples” the Data, which in this example, is in a low state, the result is that the output Q is in a high low.

Operation of the flip-flop 500 may be more easily understood by considering transmission gates 530 and 534 as sequentially “allowing” the Data input 501 signal to pass to inverter 532 and then onto node 507. As used in this discussion, a transmission gate is considered to be “on” then the transmission gate has a low impedance between the input and output terminals of the transmission gate. Conversely, the transmission gate is considered “off” when there is a high impedance between the input and the output terminals of the transmission gate. The Data input signal 501 will propagate to the input of inverter 532, denoted as node 531, when the transmission gate 530 is on. The signal from the output of inverter 532 will propagate to node 507 when transmission gate 534 is on. The timing of when transmission gates 530 and 534 are on and off may be determined by the control gate signals Clk, Clkb, Clkd, and Clkbd as illustrated in FIG. 6.

In instances where flip-flop 500 may be operated with a low speed clock signal (Clk) or where the clock signal (Clk) may be stopped or paused, it may be desirable to place a keeper circuit attached to node 531. Such a keeper circuit may be one as is illustrated by the inverter 514, node 515, inverter 516, and connection to node 507. The purpose of such a keeper circuit attached to node 531 would be to maintain the signal transferred when transmission gate 530 was on but is now off.

Thus, a method and apparatus for flip-flop have been described. Although the present invention has been described with reference to specific exemplary embodiments, it will be evident that various modifications and changes may be made to these embodiments without departing from the broader spirit and scope of the invention as set forth in the claims. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.

Contents4

Every citation, both waysCites: the store holds 14 of 15

Citations
Document	Relation	Office	Cited during
US6646492B2	Cited by	United States of America	Search report
US2003017265A1	Cited by	United States of America	Pre-grant
US6566927B2	Cited by	United States of America	Search report
US4495628A	Cites	United States of America	Search report
US4843254A	Cites	United States of America	Search report
US5459421A	Cites	United States of America	Applicant
US5557225A	Cites	United States of America	Applicant
US5612632A	Cites	United States of America	Search report
US5656962A	Cites	United States of America	Applicant
US5764089A	Cites	United States of America	Applicant
US5774005A	Cites	United States of America	Applicant
US5867049A	Cites	United States of America	Applicant
US5917355A	Cites	United States of America	Applicant
US5939915A	Cites	United States of America	Search report
US6002285A	Cites	United States of America	Applicant
US6181180B1	Cites	United States of America	Applicant
US6204708B1	Cites	United States of America	Search report
Hamid Partovi, et al. "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements", ISSCC96/Session 8/Digital Clocks and Latches/Paper FA 8.5, 1996IEEE International Solid-State Circuits Conference, 2 pp.	Non-patent	–	Applicant

3 members in 1 office

This recordMember, by publication datePriority claim

Priority claims6

Priority claims
Document	Office	Kind	Date
60868700	United States of America	A	2000-06-29
60868700	United States of America	A	2000-06-29
87486601	United States of America	A	2001-06-04
09608687	–	–	–
US20000608687	–	–	–
US20010874866	–	–	–

Members3

Family members, oldest first
Document	Office	Kind
US2002000857A1	United States of America	A1	2002-01-03
US6366147B2This record	United States of America	B2	2002-04-02
US6369631B1	United States of America	B1	2002-04-09

33 transactions on the USPTO file

Allowed without a rejection on record.

Non-final rejections: 0
Final rejections: 0
RCEs: 0
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event
2003-01-28	Post Issue Communication - Certificate of Correction
2003-01-24	Mail-Petition Decision - Granted
2002-09-19	Petition Entered
2002-08-23	Post Issue Communication - Certificate of Correction Denied
2002-04-02	Recordation of Patent Grant Mailed
2002-04-02	Patent Issue Date Used in PTA CalculationAllowed
2002-03-14	Issue Notification MailedAllowed
2002-03-05	Receipt into Pubs
2002-03-01	Application Is Considered Ready for Issue
2002-01-24	Issue Fee Payment Received
2002-01-10	Miscellaneous Incoming Letter
2002-01-02	Issue Fee Payment Verified
2001-11-29	Receipt into Pubs
2001-11-20	Workflow - Customer Service Request - Finish
2001-11-20	Workflow - Customer Service Request - Begin
2001-11-19	Receipt into Pubs
2001-10-15	Workflow - File Sent to Contractor
2001-10-10	Mail Miscellaneous Communication to Applicant
2001-10-10	Miscellaneous Communication to Applicant - No Action Count
2001-10-01	Receipt into Pubs
2001-10-01	Mail Notice of AllowanceAllowed
2001-10-01	Notice of Allowance Data Verification CompletedAllowed
2001-09-17	Case Docketed to Examiner in GAU
2001-08-24	Information Disclosure Statement (IDS) Filed
2001-08-24	Information Disclosure Statement (IDS) Filed
2001-08-03	Application Dispatched from OIPE
2001-08-02	Correspondence Address Change
2001-06-18	IFW Scan & PACR Auto Security Review
2001-06-04	Workflow - Drawings Finished
2001-06-04	Workflow - Drawings Matched with File at Contractor
2001-06-04	Preliminary Amendment
2001-06-04	Preliminary Amendment
2001-06-04	Initial Exam Team nn

6 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2013-09-18	Fee paymentFPAY	FPAY
2009-09-23	Fee paymentFPAY	FPAY
2005-09-30	Fee paymentFPAY	FPAY
2004-12-09	Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP
2003-03-18	Certificate of correctionCC	CC
2002-03-14	Information on status: patent grantGrantedPATENTED CASESTCF	STCF