US20120280839A1

Transforming circuit and system between parallel data and serial data

Claim Score by NHIP

Abstract

A transforming circuit between parallel data and serial data includes a current source, a clock input sub-circuit, and a parallel data input sub-circuit. The clock input sub-circuit includes a first clock signal terminal and a second clock signal terminal. The transforming circuit between parallel data and serial data also includes a clock control sub-circuit and a serial data output control sub-circuit. The clock control sub-circuit includes four switching elements. A first and a third switching elements are controlled by the second clock signal terminal, and a second and a fourth switching elements are controlled by the first clock signal terminal. The serial data output control sub-circuit includes a fifth switching element and a sixth switching element to speed up the falling edge of the output signal flip, a seventh switching element and an eighth switching element to limit the output signal amplitude. A transforming system thereof is also provided.

US20120280839A1, drawing sheet 1 — Sheet 1 of 4

Term

Projected expiry 23 April 2032.

10 claims: 3 independent, 7 dependent

1
A transforming circuit between parallel data and serial data to convert parallel data to serial data, comprising:a current source;a clock input sub-circuit electrically electrically connect to the current source;and a parallel data input sub-circuit electrically electrically connect to the clock input sub-circuit;wherein the clock input sub-circuit includes a first clock signal terminal;and a second clock signal terminal, wherein the first and second signal terminal are inverted clock each other;the transforming circuit between the parallel data and serial data further including a serial data output control sub-circuit electrically electrically connect with the parallel data input circuit;a clock control sub-circuit electrically electrically connect with the serial data output control sub-circuit and the clock input sub-circuit;wherein the clock control sub-circuit comprises: a first switching element;a second switching element;a third switching element, and a fourth switching element;wherein the first switching element and the third switching element are controlled by the second clock signal terminal;wherein the second switching element and the fourth switching element are controlled by the first clock signal terminal;wherein the serial data output control sub-circuit comprises: a fifth switching element and a sixth switching element to speed up output data falling edge flip;a seventh switching element and an eighth switching element to limit input data amplitude;
9
A transforming system between parallel data and serial data to convert parallel data to serial data, comprising:a source;a clock input sub-circuit electrically connect with the source;and a parallel data input sub-circuit electrically connects with the clock input sub-circuit;wherein a serial data output control sub-circuit electrically connects with the parallel data input sub-circuit;wherein a clock control sub-circuit electrically connects with the clock input sub-circuit and the serial data output control sub-circuit;wherein the clock control sub-circuit receives a pair of sampling clock signal input;wherein the parallel data input sub-circuit receives two parallel data inputs;wherein the clock control sub-circuit adjusts output signal intersection voltage by adjusting the output signal rise and fall time of the serial data output sub-circuit;wherein the serial data output control sub-circuit outputs a post-adjust serial data.
10
Broadest claimClaim Score 49, average(NHIP)The transforming system between parallel data as claimed in 9 , Wherein the clock input sub-circuit includes a first clock signal terminal and a second clock signal terminal; wherein clock signals input to the first clock signal input terminal and the second clock signal input terminal are inverted clock with each other; wherein the clock control sub-circuit includes:a first switching element;a second switching element;a third switching element;and a fourth switching element;wherein the second clock signal terminal electrically controls the first switching element and the third switching element;wherein the first clock signal terminal electrically controls the second and the fourth switching element;wherein the serial data output control sub-circuit includes a fifth switching element and a sixth switching element to speed up the output signal falling edge flip and a seventh switching element and an eighth switching element to limit output signal amplitude.

Independent claims3

31 paragraphs in 4 sections, as filed

BACKGROUND OF THE PRESENT INVENTION

00011. Field of Invention

0002The present invention relates to a data converting circuit and a data converting system, which is a simple specific structure with moving down function of intersection.

00032. Description of Related Arts

0004Transforming circuit between parallel data and serial data is to convert two parallel data to one serial data. <figref idref="DRAWINGS">FIG. 1</figref> is the traditional transforming circuit between parallel data and serial data, A1 and B1 are two parallel data, A1 and A1_N are differential signal, B1 and B1_N are differential signal, CLK and CLKN are sampling clock signal and inverted with each other. A_OUT and B_OUT are serial output signal. As the intersection A_OUT and B_OUT is difficult to control, when charging too fast, while the discharge is too slow, the intersection of A_OUT and B_OUT is too high, it will cause the overswing in the output of the next stage while driving the next stage. Therefore, to resolve this problem, it is need to move down the intersection to avoid the overswing in the next stage.

SUMMARY OF THE PRESENT INVENTION

0005An object of the present invention is to provide a simple transforming circuit and a transforming system between parallel data and serial data with the moving down function of intersection.

0006The transforming circuit between parallel data and serial data to convert parallel data to serial data includes a current source, a clock input sub-circuit electrically connect with the current source, and a parallel data input sub-circuit electrically connect with the clock input sub-circuit.

0007The clock input sub-circuit including a first clock signal terminal and a second clock signal terminal. the first and second signal terminal are inverted clock each other; the transforming circuit between the parallel data and serial data also including a serial data output control sub-circuit electrically connect with the parallel data input circuit; a clock control sub-circuit electrically connect with the serial data output control sub-circuit and the clock input sub-circuit; the clock control sub-circuit comprising a first switching element; a second switching element; a third switching element, and a fourth switching element; wherein the first switching element and the third switching element are controlled by the second clock signal terminal, the second switching element and the fourth switching element are controlled by the first clock signal terminal; wherein the serial data output control sub-circuit comprising: a fifth switching element and a sixth switching element to accelerate output data falling edge invert; a seventh switching element and an eighth switching element to limit input data amplitude.

0008Another object of the present invention is to provide a transforming system between parallel data and serial data, to convert parallel data to serial data, comprising a current source, a clock input sub-circuit electrically connect with the current source, and a parallel data input sub-circuit electrically connect with the clock input sub-circuit. The transforming system between parallel data and serial data also includes a serial data output control sub-circuit electrically connect with the parallel data input sub-circuit; a clock control sub-circuit electrically connect with the clock input sub-circuit and the serial data output control sub-circuit. The clock control sub-circuit includes a pair of sampling clock signal input; the parallel data input sub-circuit includes two parallel data input; the clock control sub-circuit adjust output signal intersection voltage by adjusting the output signal rise and fall times of the serial data output sub-circuit; the serial data output control sub-circuit outputs an post-adjust serial data.

0009Accordingly, in order to accomplish the above objects, the present invention of a transforming circuit and system between parallel data and serial data provides a simple structure, suppressing overswing in the next stage, effectively suppressing the interference from the power, less noise; utilizing the differential structure that can suppress common-mode noise, with high power supply rejection ratio (PSRR) and common-mode rejection ratio (CMRR).

0010These and other objectives, features, and advantages of the present invention will become apparent from the following detailed description, the accompanying drawings, and the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

0011<figref idref="DRAWINGS">FIG. 1</figref> shows the existing transforming circuit between parallel data and serial data.

0012<figref idref="DRAWINGS">FIG. 2</figref> shows the system frame of the present invention transforming system between parallel data and serial data.

0013<figref idref="DRAWINGS">FIG. 3</figref> shows the circuit of the present invention transforming circuit between parallel data and serial data.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

0014Referring to <figref idref="DRAWINGS">FIG. 1</figref> and <figref idref="DRAWINGS">FIG. 2</figref>, accordingly a preferred embodiment of the present invention is illustrated which comprises a current source I, a lock input sub-circuit electrically connect with the current source I, a parallel data input sub-circuit electrically connect with the clock input sub-circuit, a serial data output control sub-circuit electrically connect with the parallel data input sub-circuit, and a clock control sub-circuit electrically connect with the clock input sub-circuit and the serial data output control sub-circuit.

0015An embodiment of the present invention, the clock input sub-circuit includes a first clock signal terminal CLK, a first clock signal switching element electrically connect with the first clock signal terminal CLK, a second clock signal terminal CLKN, and a second clock signal switching element electrically connect with the second clock signal terminal CLKN.

0016The parallel data input sub-circuit includes a first data input terminal A1, a second data input terminal B1, a third data input terminal A1_N, a fourth data input terminal B1_N, a first input switching element electrically connect with the first data input terminal A1, a second input switching element electrically connect with the second data input terminal B1, a third input switching element electrically connect with the third data input terminal A1_N, and a fourth input switching element electrically connect with the fourth data input terminal B1_N; the clock control sub-circuit includes a first switching element electrically connect with the first data input terminal A1 and the second clock signal terminal CLKN, a second switching element electrically connect with the second data input terminal B1 and the first clock signal terminal CLK, a third switching element electrically connect with the third data input terminal A1_N and the second clock signal terminal CLKN, and a fourth switching element electrically connect with the fourth data input terminal B1_N and the first clock signal terminal CLK.

0017The serial data output control sub-circuit includes a fifth switching element, a sixth switching element, a seventh switching element, an eighth switching element, a first capacitance Cd1, a second capacitance Cd2, a first fuse Rd1, a second fuse Rd2, a first data output terminal A_OUT, and a second data output terminal B_OUT;

0018The first data input terminal A1 and the second data input terminal B1 input two parallel data; the data inputted from the first data input terminal A1 and the data inputted from the third data input terminal A1_N are a pair of differential signal; the data inputted from the second data input terminal B1 and the data inputted from the fourth data input terminal B1_N are a pair of differential signal; sampling clock signal from the first clock signal terminal CLK and the second clock signal terminal CLKN are inverted each other; the first data output terminal A_OUT output a serial data, the data outputted from the second data output terminal B_OUT and the data outputted from the first data output terminal A_OUT are a pair of different signal.

0019In the embodiment, the first clock signal switching element is a FET Mclka controlled by the first clock signal terminal CLK; the second clock signal switching element is a FET Mclkb controlled by the second clock signal terminal CLKN; the first input switching element is a FET Mpa controlled by the first data input terminal A1; the second input switching element is a FET Mpb controlled by the third data input terminal A1_N; the third input switching element is a FET Mpc controlled by the second data input terminal B1; the fourth input switching element is a FET Mpd controlled by the fourth data input terminal B1_N; the first switching element is first FET Mdp_1, the second switching element is second FET Mdp_2, the third switching element is third FET Mdm_1, the fourth switching element is fourth FET Mdm_2, the fifth switching element is fifth FET Mn1, the sixth switching element is sixth FET Mn2, the seventh switching element is seventh FET Mp1, the eighth switching element is eighth FET Mp2; the FET Mclka, the FET Mclkb, the FET Mpa, the FET Mpb, the FET Mpc, the FET Mpd, the seventh FET Mp1 and the eighth FET Mp2 are P-FET (PMOS); the first FET Mdp_1, the second FET Mdp_2, the third FET Mdm_1, the fourth FET Mdm_2, the fifth FET Mn1 and the sixth FET Mn2 are N-FET (NMOS). It is to be understood that there are other embodiments within the scope of the present invention, where the switching element can be replaced with other switching components or circuitries that can realize the similar function.

0020In a preferred embodiment of the present invention: the first data input terminal A1 electrically connects with FET Mpa gate and the source of the first FET Mdp_1; the source of the FET Mpa and the source of the FET Mpb electrically connects with the drain of the FET Mclka; the drain of FET Mpa, the drain of FET Mpc, the drain of the fifth FET Mn1, a terminal of the first capacitance, a terminal of the first fuse, the source of the seventh FET Mp1, and the gate of the eighth FET Mp2 electrically connects together with the first data output terminal of A_OUT; the third data input terminal A1_N electrically connects with the gate of the FET Mpb and the source of the third FET Mdm_1; the drain of the FET Mpb, the drain of the FET Mpd, the drain of the sixth FET Mn2, a terminal of the second capacitance Cd2, an terminal of the second fuse Rd2, the source of the eighth FET Mp2, and the gate of the seventh FET Mp1 electrically connects together with the second data output terminal B_OUT.

0021The second data input terminal B1 electrically connects with the gate of the FET Mpc and the source of the second Mdp_2; the source of the FET Mpc and the source of the FET Mpd electrically connect together with the drain of the FET Mclkb; the fourth data input terminal B1_N electrically connect with the gate of the FET Mpd and the source of the fourth FET Mdm_2.

0022The first clock signal terminal CLK electrically connects with the gate of the FET Mclka, the gate of the second FET Mdp_2, and the gate of the fourth FET Mdm_2; the second clock signal terminal CLKN electrically connects with the gate of the FET Mclkb and the gate of the third FET Mdm_1; the source of the FET Mclka and the source of the FET Mclkb electrically connect together with a terminal of the current source I, the other terminal of the current source I electrically connects with a power source VCC terminal; the drain of the first FET Mdp_1 and the drain of the second FET Mdp_2 electrically connect together with the gate of the fifth FET Mn1; the drain of the third FET Mdm_1 and the drain of the fourth FET Mdm_2 electrically connect together with the gate of the sixth FET Mn2.

0023The source of the fifth FET Mn1, the other terminal of the first capacitance Cd1, the other terminal of the first fuse Rd1, the drain of the seventh FET Mp1, the drain of the eighth FET Mp2, the other terminal of the second fuse Rd2, the other terminal of the second capacitance, and the source of the sixth FET Mn2 electrically connect together with ground.

0024In comparison, <figref idref="DRAWINGS">FIG. 1</figref> showing the existing transforming circuit between parallel data and serial data, the embodiment of the present invention, has the fifth FET Mn1, the sixth FET Mn2, the seventh FET Mp1, the eighth FET Mp2 and four FET controlled by the clock, which are the first FET Mcp_1, the second FET Mdp_2, the third FET Mcm_1, and the fourth FET Mdm_2. The fifth FET Mn1 and the sixth FET Mn2 are designed to speed up output signal falling edge flip which are outputted from the first output terminal A_OUT and the second output terminal B_OUT; the seventh FET Mp1 and the eighth FET Mp2 can limit signal amplitude that outputted from the first output terminal A_OUT and the second output terminal B_OUT to suppress intersymbol interference (ISI).

0025In the present invention, the assumption is that the capacity value of the first capacitance Cd1 and the second capacitance Cd2 are equal as Cd.

0026When the first clock signal terminal CLK input is low level data “0”, the second clock signal terminal CLKN input high level data “1”, data inputted from the first data input terminal A1 and the third data input terminal A1_N is effective, data inputted from the second data input terminal B1 and the fourth data input terminal B1_N is masked, at this point, the first FET Mdp_1 and the third FET Mdm_1 are on, the second FET Mdp_2 and the fourth FET Mdm_2 are off; the first data output terminal A_OUT and the second data output terminal B_OUT respectively transmit data from the first data input terminal A1 and the third data input terminal A1_N. When the first data input terminal A1 input high level data “1”, the third data input terminal A1_N input low level data “0”, the FET Mpb is on, the sixth FET Mn2 is off, all of the current of the current source I flow through the FET Mpb and charge the second capacitance Cd2, the conversion rate is I/Cd, at the same time the FET Mpa is off and the fifth FET Mn1 is on, the first capacitance Cd1 discharge through the first fuse Rd1 and the fifth FET Mn1, discharging current is I1=IMn1+IRd1, where IMn1 is the current flow through the fifth FET Mn1, IRd1 is the current flow through the first fuse Rd1, the conversion rate is I1/Cd. Therefore, rise and fall times of the output signal outputted from the first data output terminal A_OUT and the second data output terminal B_OUT can be adjusted by regulating the current of the current source I and the current I1, and then adjust intersection voltage. At the same time, to suppress intersymbol interference, the embodiment the seventh FET Mp1 and the eighth FET Mp2 to limit instant signal level, so as to reach a consistent similar high level signal “1” for the Vout+.Vout− at different frequencies.

0027When clock signal inputted from the first clock signal terminal CLK is high level, clock signal inputted from the second clock signal terminal CLKN is low level, data at the second data input terminal B1 and the fourth data input terminal B1_N is effective, data at the first data input terminal A1 and data at the third data input terminal A1_N is masked, at the same time, the second FET Mdp_2 and the fourth FET Mdm_2 are on, the first FET Mdp_1 and the third FET Mdm_1 are off; the first data output terminal A_OUT and the second data output terminal B_OUT transmit data inputted from the second data input terminal B1 and the fourth data input terminal B1_N.

0028When the second data input terminal B1 input high level data “1”, the fourth data input terminal B1_N input low level data “0”, the FET Mpd is on, the sixth FET Mn2 is off, all of the current of the current source I flows through the FET Mpd and charges the second capacitance Cd2; the conversion rate is I/Cd; at the same time the FET Mpc is off and the fifth FET Mn1 is on; the first capacitance Cd1 discharge through the first fuse Rd1 and the fifth FET Mn1; discharging current is I1=IMn1+IRd1, where IMn1 is the current flow through the fifth FET Mn1; IRd1 is the current flow through the first fuse Rd1; the conversion rate is I1/Cd. Therefore, rise and fall times of the output signal outputted from the first data output terminal A_OUT and the second data output terminal B_OUT can be adjusted by regulating the current of the current source I and the current source I1 to adjust intersection voltage. At the same time, to suppress intersymbol interference, the embodiment provides the seventh FET Mp1 and the eighth FET Mp2 to limit instant signal level, so as to reach a consistent similar high level signal “1” for the Vout+.Vout− at different frequencies.

0029The present invention transforming circuit and system between parallel data and serial data has a simple structure with moving down function of intersection which is lacked in the existing transforming circuit and system, and then suppress the overswing of the output of the next output stage, such function is much obvious when in driving a transforming circuitry with a large driving current; the present invention provides a simple structure, suppressing overswing in the next stage, effectively suppressing the interference from the power, less noise; utilizing the differential structure that can suppress common-mode noise, with high power supply rejection ratio (PSRR) and common-mode rejection ratio (CMRR).

0030One skilled in the art will understand that the embodiment of the present invention as shown in the drawings and described above is exemplary only and not intended to be limiting.

0031It will thus be seen that the objects of the present invention have been fully and effectively accomplished. Its embodiments have been shown and described for the purposes of illustrating the functional and structural principles of the present invention and is subject to change without departure from such principles. Therefore, this invention includes all modifications encompassed within the spirit and scope of the following claims.

Contents4

Citations
Document	Relation	Office	Cited during
US9735786B2	Cited by	United States of America	Applicant
US9543962B1	Cited by	United States of America	Search report

4 members in 2 offices

This recordMember, by publication datePriority claim

Priority claims5

Priority claims
Document	Office	Kind	Date
201110112285	China	A	2011-05-03
201110112285	China	A	2011-05-03
2011101122854	China	–	2011-05-03
2011101122854	–	–	–
CN20111112285	–	–	–

Members4

Family members, oldest first
Document	Office	Kind
CN102315852A	China	A	2012-01-11
US2012280839A1	United States of America	A1	2012-11-08
US8493248B2	United States of America	B2	2013-07-23
CN102315852B	China	B	2014-07-30

30 transactions on the USPTO file

Allowed without a rejection on record.

Non-final rejections: 0
Final rejections: 0
RCEs: 0
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event	Code
2017-08-21	Expire PatentEXP.	EXP.
2013-07-23	Recordation of Patent Grant MailedPGM/	PGM/
2013-07-23	Patent Issue Date Used in PTA CalculationAllowedPTAC	PTAC
2013-07-03	Issue Notification MailedAllowedWPIR	WPIR
2013-06-21	Dispatch to FDCD1935	D1935
2013-06-21	Application Is Considered Ready for IssuePILS	PILS
2013-06-20	Issue Fee Payment VerifiedN084	N084
2013-06-20	Issue Fee Payment ReceivedIFEE	IFEE
2013-03-20	Mail Notice of AllowanceAllowedMN/=.	MN/=.
2013-03-13	Notice of Allowance Data Verification CompletedAllowedN/=.	N/=.
2013-03-08	Reasons for AllowanceEX.R	EX.R
2013-03-08	Examiner's Amendment CommunicationEX.A	EX.A
2013-03-08	Interview Summary - Examiner InitiatedEXIE	EXIE
2013-02-22	Case Docketed to Examiner in GAUDOCK	DOCK
2012-11-08	PG-Pub Issue NotificationPG-ISSUE	PG-ISSUE
2012-09-10	Request for Foreign Priority (Priority Papers May Be Included)RQPR	RQPR
2012-08-06	Case Docketed to Examiner in GAUDOCK	DOCK
2012-06-07	Application Dispatched from OIPEOIPE	OIPE
2012-05-21	Application Is Now CompleteCOMP	COMP
2012-05-21	Sent to Classification ContractorPGPC	PGPC
2012-05-21	Filing Receipt - UpdatedFLRCPT.U	FLRCPT.U
2012-05-11	Additional Application Filing FeesADDFLFEE	ADDFLFEE
2012-05-11	Applicant has submitted a new specification to correct Corrected Papers problemsCORRSPEC	CORRSPEC
2012-05-04	Change in Power of Attorney (May Include Associate POA)PA..	PA..
2012-05-04	Corrected PaperCPAP	CPAP
2012-05-04	Filing ReceiptFLRCPT.O	FLRCPT.O
2012-04-25	Cleared by OIPE CSRL194	L194
2012-04-23	Request from applicant for the USPTO to retrieve the Priority DocumentPDREQUST	PDREQUST
2012-04-23	IFW Scan & PACR Auto Security ReviewSCAN	SCAN
2012-04-23	Initial Exam Team nnIEXX	IEXX

5 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2017-09-12	Lapsed due to failure to pay maintenance feeLapsedFP	FP
2017-08-21	Information on status: patent discontinuationPATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362STCH	STCH
2017-07-23	Lapse for failure to pay maintenance feesLapsedPATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)LAPS	LAPS
2017-03-03	Maintenance fee reminder mailedREMI	REMI
2012-04-23	AssignmentAS	AS