US20070103419A1

Pixel circuit, active matrix apparatus and display apparatus

Claim Score by NHIP

Abstract

A pixel circuit having a function of compensating for characteristic variation of an electro-optical element and threshold voltage variation of a transistor is formed from a reduced number of component elements. The pixel circuit includes an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, and first and second detection transistors. The sampling transistor samples and supplies an input signal from a signal line so as to be held into the holding capacitor. The driving transistor drives the electro-optical element with current in response to the held signal potential. The first and second detection transistors supply a threshold voltage of the drive transistor into the holding capacitor in order to cancel an influence of the threshold voltage in advance.

US20070103419A1, drawing sheet 1 — Sheet 1 of 17

Term

Projected expiry 13 August 2029.

6 claims: 6 independent, 0 dependent

1
A pixel circuit disposed at intersection of a scanning line and a signal line comprising:an electro-optical element;a holding capacitor;a sampling transistor;a drive transistor;a switching transistor;a first detection transistor;and a second detection transistor, wherein said sampling transistor samples an input signal from said signal line into said holding capacitor;said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor which holds a voltage between a source and a gate of said driving transistor;said switching transistor supplies current from a power supply potential to said drive transistor;and said first and second detection transistors operating to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.
2
An active matrix apparatus, comprising:a plurality of scanning lines;a plurality of signal lines disposed perpendicularly to said scanning lines;and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines, individual ones of said plurality of pixels further comprising;an electro-optical element;a holding capacitor;a sampling transistor;a drive transistor;a switching transistor;a first detection transistor;and a second detection transistor, wherein said sampling transistor samples an input signal from said signal line into said holding capacitor;said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor which holds a voltage between a source and a gate of said driving transistor;said switching transistor supplies current from a power supply potential to said drive transistor;and said first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.
3
A display apparatus, comprising:a plurality of scanning lines;a plurality of signal lines disposed perpendicularly to said scanning lines;and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines, individual ones of said plurality of pixels further comprising: an electro-optical element;a holding capacitor;a sampling transistor;a drive transistor;a switching transistor;a first detection transistor;and a second detection transistor, wherein said sampling transistor samples an input signal from said signal line into said holding capacitor;said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor which holds a voltage between a source and a gate of said driving transistor;said switching transistor supplies current from a power supply potential to said drive transistor;and said first and second detection transistor operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.
4
Broadest claimClaim Score 51, average(NHIP)A pixel circuit disposed at intersection of a scanning line and a signal line, the pixel circuit comprising:an electro-optical element;a holding capacitor;a sampling transistor;a drive transistor;a switching transistor;a first detection transistor and a second detection transistor, wherein said sampling transistor samples an input signal from said signal line into said holding capacitor;said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor;said switching transistor supplies voltage of one of two electrodes of said holding capacitor to a gate of said driving transistor at on state;and said first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.
5
An active matrix apparatus, comprising:a plurality of scanning lines;a plurality of signal lines disposed perpendicularly to said scanning lines;and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines, individual ones of said plurality of pixels further comprising: an electro-optical element;a holding capacitor;a sampling transistor;a drive transistor;a switching transistor;a first detection transistor and a second detection transistor;wherein said sampling transistor samples an input signal from said signal line into said holding capacitor;said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor;said switching transistor supplies voltage of one of two electrodes of said holding capacitors to a gate of said driving transistor at on state;and said first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.
6
A display apparatus, comprising:a plurality of scanning lines;a plurality of signal lines disposed perpendicularly to said scanning lines;and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines, individual ones of said plurality of pixels further comprising: an electro-optical element;a holding capacitor;a sampling transistor;a drive transistor;a switching transistor;a first detection transistor;and a second detection transistor, wherein said sampling transistor samples an input signal from said signal line into said holding capacitor;said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor;said switching transistor supplies voltage of one of two electrodes of said holding capacitors to a gate of said driving transistor at on state;and said first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.

Independent claims6

89 paragraphs in 5 sections, as filed

0001This application is a continuation of application Ser. No. 11/140,199, entitled “Pixel Circuit, Active Matrix Apparatus and Display Apparatus, filed on May 31, 2005, which claims priority under 35 U.S.C. 119 to 2004-164681 and 2004-164682, both filed in Japan on Jun. 2, 2004. The entire contents of these applications are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

0002This invention relates to a pixel circuit wherein a load element disposed for each pixel is driven by current and also to a matrix apparatus wherein a plurality of pixel circuits are disposed in a matrix and particularly to an active matrix apparatus wherein an amount of current to be supplied to a load element is controlled by an insulating gate type field effect transistor provided in each pixel circuit. The present invention further relates to a display apparatus of the active matrix type which includes an electro-optical element whose luminance is controlled by a value of current such as an organic EL element as a load element.

0003In an image display apparatus such as, for example, a liquid crystal display apparatus, a large number of liquid crystal elements are juxtaposed in a matrix and the transmission intensity or reflection intensity of incoming light is controlled for each pixel in response to image information to be displayed thereby to display an image. Although this similarly applies to an organic EL display apparatus which uses an organic EL element for a pixel or a like apparatus, different from a liquid crystal element, an organic EL element is a self light emitting element. Therefore, the organic EL display apparatus is advantageous in that the image displayed thereon is higher in visibility than that on the liquid crystal display apparatus, that no backlight is required and that the responding speed is high. Further, the organic EL display apparatus is much different from the liquid crystal display apparatus in that the luminance level (gradation) of each light emitting element is of the current controlled type wherein it can be controlled by the value of current flowing therethrough.

0004For the organic EL display apparatus, two different driving methods are available including a simple matrix type driving method and an active matrix type driving method similarly to the liquid crystal display apparatus. The former has a problem that implementation of a display apparatus of a large size and a high definition is difficult although it is simple in structure. Therefore, development of organic EL display apparatus which uses the active matrix type driving method is proceeding energetically. According to the active matrix type driving method, current to flow to a light emitting element in the inside of each pixel circuit is controlled by an active element (usually a thin film transistor: TFT) provided in the pixel circuit.

0005Organic EL display apparatus of the type described are disclosed, for example, in Japanese Patent Laid-Open Nos. 2003-255856 and 2003-271095.

0006<figref idref="DRAWINGS">FIG. 10</figref> shows a configuration of an exemplary organic EL display apparatus. Referring to <figref idref="DRAWINGS">FIG. 10</figref>, the display apparatus 100 shown includes a pixel array section 102 in which pixel circuits (PXLC) 101 are arranged in an m×n matrix, a horizontal selector (HSEL) 103, a write scanner (WSCN) 104, and a drive scanner (DSCN) 105. The display apparatus 100 further includes signal lines DTL101 to DTL10n for being selected by the horizontal selector 103 such that a signal based on luminance information is supplied thereto, scanning lines WSL101 to WSL10m for being selectively driven by the write scanner 104, and scanning lines DSL101 to DSL10m for being selectively driving by the drive scanner 105.

0007<figref idref="DRAWINGS">FIG. 11</figref> shows an example of a configuration of a pixel circuit shown in <figref idref="DRAWINGS">FIG. 10</figref>. Referring to <figref idref="DRAWINGS">FIG. 11</figref>, the pixel circuit 101 shown is basically formed using a thin film field effect transistor (hereinafter referred to as TFT) of the p-channel type. In particular, the pixel circuit 101 includes a drive TFT 111, a switching TFT 112, a sampling TFT 115, an organic EL element 117, and a holding capacitor C111. The pixel circuit 101 formed from the elements mentioned is disclosed at an intersecting point of a signal line DTL101 with a scanning line WSL101 and a signal line DTL101. The signal line DTL101 is connected to the drain of the sampling TFT 115 while the scanning line WSL101 is connected to the gate of the sampling TFT 115, and the other scanning line DSL101 is connected to the gate of the switching TFT 112.

0008The drive TFT 111, switching TFT 112 and organic EL element 117 are connected in series between a power supply potential Vcc and a ground potential GND. In particular, the source of the drive TFT 111 is connected to the power supply potential Vcc, and the cathode of the organic EL element 117 (light emitting element) is connected to the ground potential GND. Since the organic EL element 117 generally has a rectifying action, it is represented by a mark of a diode. Meanwhile, the sampling TFT 115 and the holding capacitor C111 are connected to the gate of the drive TFT 111. The gate-source voltage of the drive TFT 111 is represented by Vgs.

0009In operation of the pixel circuit 101, the scanning line WSL101 is first placed into a selection condition (here, the low level) and a signal is applied to the signal line DTL101. Thereupon, the sampling TFT 115 is rendered conducting so that the signal is written into the holding capacitor C111. The signal potential written in the holding capacitor C111 acts as the gate potential to the drive TFT 111. Then, the scanning line WSL101 is placed into a non-selection state (here, the high level). Consequently, the signal line DTL101 and the drive TFT 111 are electrically disconnected from each other. However, the gate potential Vgs of the drive TFT 111 is held stably by the holding capacitor C111. Thereafter, the other scanning line DSL101 is placed into a selection state (here, the low level). Consequently, the switching TFT 112 is rendered conducting, and driving current flows from the power supply potential Vcc toward the ground potential GND through the TFTs 111 and 112 and light emitting element 117. Then, when the scanning line DSL101 is placed into a non-selection state, the switching TFT 112 is turned off, and the driving current does not flow any more. The switching TFT 112 is inserted in order to control the time of light emission of the light emitting element 117.

0010The current flowing through the TFT 111 and the light emitting element 117 has a value corresponding to the gate-source voltage Vgs of the drive TFT 111, and the light emitting element 117 continues to emit light with a luminance corresponding to the current value. Such operation of selecting the scanning line WSL101 to transmit a signal applied to the signal line DTL101 to the inside of the pixel circuit 101 is hereinafter referred to as “writing”. If writing of a signal is performed once as described above, then the light emitting element 117 continues to emit light with a fixed luminance for a period of time until writing into the organic EL element 117 is performed subsequently.

0011As described above, the value of current to flow to the light emitting element 117 is controlled by adjusting the voltage to be applied to the gate of the TFT 111 serving as a drive transistor in response to an input signal. At this time, since the source of the p-channel drive transistor 111 is connected to the power supply potential Vcc, the TFT 111 normally operates in a saturation region. Consequently, the drive transistor 111 serves as a current source having a current value given by the following expression (1): Ids=(½)·μ·(W/L)·Cox·(Vgs−Vth)2 (1) where Ids is the current flowing between the drain-source of the transistor which operates in a saturation region, μ the mobility, W the channel width, L the channel length, Cox the gate capacitance, and Vth the threshold value of the transistor. As apparent from the expression (1), in a saturation region of the transistor, the drain current Ids of the transistor is controlled by the gate-source voltage Vgs. Since the gate-source voltage Vgs of the drive transistor 111 shown in <figref idref="DRAWINGS">FIG. 11</figref> is held fixed, the drive transistor 111 operates as a constant current source and can cause the light emitting element 117 to emit light with a fixed luminance.

0012<figref idref="DRAWINGS">FIG. 12</figref> is a graph illustrating aged deterioration of the current-voltage (I-V) characteristic of an organic EL element. In the graph, a curve indicated by a solid line represents the characteristic in an initial state, and another curve which is indicated by a broken line represents the characteristic after aged deterioration. Usually, the I-V characteristic of an organic EL element deteriorates with time as seen from the graph. However, in the pixel circuit shown in <figref idref="DRAWINGS">FIG. 11</figref>, since the drive transistor is driven by constant current, the drain current Ids continues to flow through the organic EL element, and even if the I-V characteristic of the organic EL element deteriorates, the luminance of emitted light of the organic EL element does not deteriorate with time.

SUMMARY OF THE INVENTION

0013While the pixel circuit shown in <figref idref="DRAWINGS">FIG. 11</figref> is formed using a p-channel TFT, if it can be formed otherwise using an n-channel TFT, then a conventional amorphous silicon (a-Si) process can be applied to TFT production. This makes it possible to reduce the cost of a TFT substrate, and it is expected to develop a pixel circuit formed using an n-channel TFT.

0014<figref idref="DRAWINGS">FIG. 13</figref> is a circuit diagram showing a configuration wherein the p-channel TFTs of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 11</figref> are replaced by n-channel TFTs. Referring to <figref idref="DRAWINGS">FIG. 13</figref>, the pixel circuit 101 shown includes n-channel TFTs 111, 112 and 115, a holding capacitor C111 and an organic EL element 117 which is a light emitting element. The TFT 111 is a drive transistor, and the TFT 112 is a switching transistor while the TFT 115 is a sampling transistor. Further, in <figref idref="DRAWINGS">FIG. 13</figref>, reference character DTL101 denotes a signal line, and reference characters DSL101 and WSL101 denote each a scanning line. Further, in the pixel circuit 101, the drain of the TFT 111 as a drive transistor is connected to a power supply potential Vcc and the source of the TFT 111 is connected to the anode of the organic EL element 117 thereby to form a source follower circuit.

0015<figref idref="DRAWINGS">FIG. 14</figref> is a timing chart illustrating operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 13</figref>. Referring to <figref idref="DRAWINGS">FIG. 14</figref>, if a selection pulse is applied to the scanning line WSL101, then the sampling TFT 115 is rendered conducting and samples and writes a signal from the signal line DTL101 into the holding capacitor C111. Consequently, the gate potential of the drive TFT 111 is held at the sampled signal potential. This sampling operation is performed line sequentially. In particular, after a selection pulse is applied to the scanning line WSL101 of the first row, another selection pulse is applied to the scanning line WSL102 of the second row, and thereafter, pixels for one row are selected for each one horizontal period (1 H). Since also the scanning line DSL101 is selected simultaneously with the selection of the scanning line WSL101, the switching TFT 112 is turned on. Consequently, driving current flows to the light emitting element 117 through the drive TFT 111 and the switching TFT 112 so that light is emitted from the light emitting element 117. Intermediately within one field period (1 f), the scanning line DSL101 is placed into a non-selection state, and the switching TFT 112 is turned off. Consequently, the emission of light is stopped. The scanning line DSL101 controls the period of time (duty) of light emission which occupies the one field period.

0016<figref idref="DRAWINGS">FIG. 15A</figref> is a graph illustrating a working point of the drive transistor 111 and the EL element 117 in the initial state. Referring to <figref idref="DRAWINGS">FIG. 13</figref>a, the axis of abscissa indicates the drain-source voltage Vds of the drive transistor 111, and the axis of ordinate indicates the drain current Ids. As seen in <figref idref="DRAWINGS">FIG. 13</figref>a, the source potential depends upon the working point of the drive transistor 111 and the EL element 117, and the voltage of the source potential has a value which is different depending upon the gate voltage. Since the drive transistor 111 is driven in the saturation region, the drain current Ids of the current value defined by the expression (1) given hereinabove with respect to the gate-source voltage Vgs corresponding to the source voltage of the working point is supplied.

0017However, the I-V characteristic of the EL element deteriorates with time as described hereinabove. As seen in <figref idref="DRAWINGS">FIG. 15B</figref>, the aged deterioration changes the working point, and even if an equal gate voltage is applied, the source voltage of the transistor changes. Consequently, the gate-source voltage Vgs of the drive transistor 111 changes, and the value of flowing current varies. Simultaneously, also the value of current flowing though the EL element 117 varies. In this manner, the pixel circuit of a source follower configuration shown in <figref idref="DRAWINGS">FIG. 13</figref> has a subject to be solved that, if the I-V characteristic of the organic EL element changes, then the luminance of light emission of the organic EL element varies with time.

0018It is to be noted that also it is a possible idea to dispose the drive TFT 111 and the EL element 117 reversely in order to eliminate the subject described above. In particular, according to the possible circuit configuration just mentioned, the source of the drive transistor 111 is connected to the ground potential GND and the drain of the drive transistor 111 is connected to the cathode of the EL element 117 while the anode of the EL element 117 is connected to the power supply potential Vcc. In the circuit configuration described, the potential of the source of the drive transistor 111 is fixed and the drive transistor 111 operates as a constant current source similarly as in the pixel circuit of the p-channel TFT configuration described hereinabove with reference to <figref idref="DRAWINGS">FIG. 11</figref>. Consequently, also a luminance variation by deterioration of the I-V characteristic of the EL element can be prevented. However, according to the circuit configuration, it is necessary to connect the drive transistor to the cathode side of the EL element. Such cathode connection requires development of a novel anode electrode and cathode electrode, and it is considered that this is very difficult with the technique at present. From the foregoing situation, the conventional technique fails to place an organic EL display apparatus which uses an n-channel transistor and does not exhibit a luminance variation into practical use.

0019In an organic EL display apparatus of the active matrix type, also the threshold voltage of n-channel TFTs which form the pixel circuit varies with time in addition to the characteristic variation of the EL element. As is apparent from the expression (1) given hereinabove, if the threshold voltage Vth of the drive transistor varies, then the drain current Ids changes. Consequently, there is a subject to be solved that the luminance of emitted light varies by variation of the threshold voltage Vth.

0020Therefor, it is desirable to provide a pixel circuit by which the luminance of light to be emitted can be kept fixed even if the I-V characteristic of a load element of the current driven type (an electro-optical element such as, for example, an organic EL element) such as a light emitting element varies with time.

0021It is also desirable to provide a pixel circuit wherein a load element can be driven stably even if the threshold voltage of a transistor which forms the pixel circuit varies with time.

0022It is further desirable to provide a pixel circuit having a function of compensating for a characteristic variation of a load element and another function of compensating for a variation of the threshold voltage of a transistor wherein the number of circuit components necessary to provide the compensation functions is reduced to the utmost.

0023According to an embodiment of the present invention, there is provided a pixel circuit disposed at a point at which a scanning line and a signal line intersect with each other, including an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, a first detection transistor and a second detection transistor, wherein said sampling transistor samples an input signal from said signal line into said holding capacitor, said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor which holds a voltage between a source and a gate of said driving transistor, said switching transistor supplies current from a power supply potential to said drive transistor, and said first and second detection transistors operating to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.

0024According to another embodiment of the present invention, there is provided an active matrix apparatus including a plurality of scanning lines, a plurality of signal lines disposed perpendicularly to said scanning lines, and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines. Individual pixels include an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, a first detection transistor and a second detection transistor. The sampling transistor samples an input signal from said signal line into said holding capacitor, said drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor which holds a voltage between a source and a gate of said driving transistor, said switching transistor supplies current from a power supply potential to said drive transistor, and said first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.

0025According to still another embodiment of the present invention, there is provided a display apparatus including a plurality of scanning lines, a plurality of signal lines disposed perpendicularly to said scanning lines, and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines. Individual ones of said plurality of pixels further comprise an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, a first detection transistor, and a second detection transistor. The sampling transistor samples an input signal from said signal line into said holding capacitor, the drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor which holds a voltage between a source and a gate of said driving transistor, the switching transistor supplies current from a power supply potential to said drive transistor, and the first and second detection transistor operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.

0026According to still another embodiment of the present invention, there is provided a pixel circuit disposed at intersection of a scanning line and a signal line. The pixel circuit includes an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, a first detection transistor and a second detection transistor. The sampling transistor samples an input signal from said signal line into said holding capacitor, the drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor, the switching transistor supplies voltage of one of two electrodes of said holding capacitor to a gate of said driving transistor at on state, and the first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.

0027According to still another embodiment of the present invention, there is provided an active matrix apparatus that includes a plurality of scanning lines, a plurality of signal lines disposed perpendicularly to said scanning lines, and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines. Individual ones of said plurality of pixels may include an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, a first detection transistor and a second detection transistor. The sampling transistor samples an input signal from said signal line into said holding capacitor, the drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor, the switching transistor supplies voltage of one of two electrodes of said holding capacitors to a gate of said driving transistor at on state, and the first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.

0028According to still another embodiment of the present invention, there is provided a display apparatus that includes a plurality of scanning lines, a plurality of signal lines disposed perpendicularly to said scanning lines, and a plurality of pixels respectively disposed at intersections of said scanning lines and said signal lines. Individual ones of said plurality of pixels may include an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, a first detection transistor, and a second detection transistor. The sampling transistor samples an input signal from said signal line into said holding capacitor, the drive transistor applies current to said electro-optical element depending on the input signal held by said holding capacitor, the switching transistor supplies voltage of one of two electrodes of said holding capacitors to a gate of said driving transistor at on state, and the first and second detection transistors operate to supply a threshold voltage of said drive transistor into said holding capacitor prior to said sampling transistor sampling said input signal into said holding capacitor.

0029According to certain embodiments of the present invention, the pixel circuit includes an electro-optical element, a holding capacitor, a sampling transistor, a drive transistor, a switching transistor, a first detection transistor and a second detection transistor. The pixel circuit has a bootstrap function of the holding capacitor, and therefore, even if the I-V characteristic of an electro-optical element of a current driven type such as a light emitting element varies with time, the luminance of light emission can be kept fixed. Further, the threshold voltage of the drive transistor is detected by the first and second detection transistors, and the variation of the threshold voltage of the drive transistor is compensated for by the circuit means. Consequently, the electro-magnetic element can be driven stably. Particularly, the pixel circuit has a reasonable configuration which includes a minimized number of circuit elements. As the number of component elements is small, the yield is enhanced and reduction in cost can be anticipated.

0030The above and other objects, features and advantages of the present invention will become apparent from the following description and the appended claims, taken in conjunction with the accompanying drawings in which like parts or elements denoted by like reference symbols.

BRIEF DESCRIPTION OF THE DRAWINGS

0031<figref idref="DRAWINGS">FIG. 1</figref> is a block diagram showing an example of a pixel circuit;

0032<figref idref="DRAWINGS">FIGS. 2A</figref> to 2F are circuit diagrams illustrating operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 1</figref>;

0033<figref idref="DRAWINGS">FIG. 3</figref> is a timing chart illustrating operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 1</figref>;

0034<figref idref="DRAWINGS">FIG. 4</figref> is a circuit diagram showing another example of a pixel circuit;

0035<figref idref="DRAWINGS">FIG. 5</figref> is a timing chart illustrating operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 4</figref>;

0036<figref idref="DRAWINGS">FIG. 6</figref> is a circuit diagram showing a configuration of a pixel circuit to which the present invention is applied;

0037<figref idref="DRAWINGS">FIG. 7</figref> is a timing chart illustrating operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 6</figref>;

0038<figref idref="DRAWINGS">FIG. 8</figref> is a circuit diagram showing a configuration of another pixel circuit to which the present invention is applied;

0039<figref idref="DRAWINGS">FIG. 9</figref> is a timing chart illustrating operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 8</figref>;

0040<figref idref="DRAWINGS">FIG. 10</figref> is a block diagram showing a configuration of a conventional organic EL display apparatus;

0041<figref idref="DRAWINGS">FIG. 11</figref> is a circuit diagram showing an example of a conventional pixel circuit;

0042<figref idref="DRAWINGS">FIG. 12</figref> is a graph illustrating aged deterioration of a characteristic of an EL element;

0043<figref idref="DRAWINGS">FIG. 13</figref> is a circuit diagram showing another example of a conventional pixel circuit;

0044<figref idref="DRAWINGS">FIG. 14</figref> is a timing chart illustrating operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 13</figref>; and

0045<figref idref="DRAWINGS">FIGS. 15A and 15B</figref> are graphs illustrating a working point of a drive transistor and an EL element.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

0046Now, preferred embodiments of the present invention are described in detail with reference to the accompanying drawings. For the convenience of description, a pixel circuit which has a characteristic variation compensation function (bootstrap function) of a light emitting element serving as a load element is described first, and then, another pixel circuit which additionally has a threshold voltage variation compensation function of a drive transistor is described. Thereafter, further pixel circuits which have such compensation functions as mentioned above while they are composed of a minimized number of circuit components are described. <figref idref="DRAWINGS">FIG. 1</figref> shows a configuration of a display apparatus which includes a pixel circuit having a bootstrap function which is a compensation function for a characteristic variation of a light emitting element which is an electro-optical element. It is to be noted that the circuit configuration shown in <figref idref="DRAWINGS">FIG. 1</figref> is disclosed in Japanese Patent Application No. 2003-146758 filed on May 23, 2003 in Japan, as well as corresponding International Application No. PCT/JP2004/007304 filed on May 21, 2004 and U.S. application Ser. No. 10/557,800, filed on Nov. 18, 2005, all of which are commonly owned by the assignee of the present patent application.

0047Referring to <figref idref="DRAWINGS">FIG. 1</figref>, the display apparatus 100 shown includes a pixel array section 102 in which pixel circuits (PXLC) 101 are arranged in a matrix, a horizontal selector (HSEL) 103, a write scanner (WSCN) 104, and a drive scanner (DSCN) 105. The display apparatus 100 further includes signal lines DTL101 to DTL10n for being selected by the horizontal selector 103 such that a signal based on luminance information is supplied thereto, scanning lines WSL101 to WSL10m for being selectively driven by the write scanner 104, and scanning lines DSL101 to DSL10m for being selectively driving by the drive scanner 105. It is to be noted that, for the simplified illustration, a particular configuration of one pixel circuit is shown in <figref idref="DRAWINGS">FIG. 1</figref>.

0048The pixel circuit 101 includes n-channel TFTs 111 to 115, a capacitor C111, a light emitting element 117 formed from an organic EL element (OLED: Organic Light Emitting Diode), and nodes ND111 and ND112. Further, in <figref idref="DRAWINGS">FIG. 1</figref>, reference character DTL101 denotes a signal line, WSL101 a scanning line, and DSL101 another scanning line. Of the components, the TFT 111 serves as a driving field effect transistor; the sampling TFT 115 serves as a first switch; the TFT 114 serves as a second switch; and the capacitor C111 serves as a holding capacitance element.

0049In the pixel circuit 101, the light emitting element (OLED) 117 is interposed between the source of the TFT 111 and a ground potential GND. More particularly, the anode of the light emitting element 117 is connected to the source of the TFT 111, and the cathode side of the light emitting element 117 is connected to the ground potential GND. The node ND111 is formed from a connecting point between the anode of the light emitting element 117 and the source of the TFT 111. The source of the TFT 111 is connected to the drain of the TFT 114 and a first electrode of the capacitor C111, and the gate of the TFT 111 is connected to the node ND112. The source of the TFT 114 is connected to a fixed potential (in the present embodiment, the ground potential GND), and the gate of the TFT 114 is connected to the scanning line DSL101. The second electrode of the capacitor C111 is connected to the node ND112. The source and the drain of the sampling TFT 115 are connected to the signal line DTL101 and the node ND112, respectively. The gate of the TFT 115 is connected to the scanning line WSL101.

0050In this manner, the pixel circuit 101 according to the present embodiment is configured such that the capacitor C111 is connected between the gate and the source of the TFT 111 serving as a drive transistor so that the source potential of the TFT 111 is connected to the fixed potential through the TFT 114 serving as a switching transistor.

0051Now, operation of the display apparatus 100 having the configuration described above is described with reference to <figref idref="DRAWINGS">FIGS. 2A</figref> to 2F and 3A to 3F principally in connection to operation of the pixel circuit. It is to be noted that <figref idref="DRAWINGS">FIG. 3A</figref> illustrates a scanning signal ws[1] applied to the scanning line WSL101 of the first row of the pixel array; <figref idref="DRAWINGS">FIG. 3B</figref> illustrates another scanning signal ws[2] applied to the scanning line WSL102 of the second row of the pixel array; <figref idref="DRAWINGS">FIG. 3C</figref> illustrates a driving signal ds[1] applied to the scanning line DSL101 of the first row of the pixel array; <figref idref="DRAWINGS">FIG. 3D</figref> illustrates another driving signal ds[2] applied to the scanning line DSL102 of the second row of the pixel array; <figref idref="DRAWINGS">FIG. 3E</figref> illustrates a gate potential Vg (node ND112) of the TFT 111; and <figref idref="DRAWINGS">FIG. 3F</figref> illustrates the source potential Vs (node ND111) of the TFT 111.

0052First, in an ordinary light emitting state of the EL light emitting element 117, the scanning signals ws[1], ws[2], . . . to the scanning lines WSL101, WSL102, . . . are selectively set to the low level by the write scanner 104 and the driving signals ds[1], ds[2], . . . to the scanning lines DSL101, DSL102, . . . are selectively set to the low level by the drive scanner 105 as seen in <figref idref="DRAWINGS">FIGS. 3A</figref> to 3D. As a result, in the pixel circuit 101, the TFT 115 and the TFT 114 are held in an off state as seen in <figref idref="DRAWINGS">FIG. 2A</figref>.

0053Then, within a no-light emission period of the EL light emitting element 117, the scanning signals ws[1], ws[2], . . . to the scanning lines WSL101, WSL102, . . . are held at the low level by the write scanner 104 and the driving signals ds[1], ds[2], . . . to the scanning lines DSL101, DSL102, . . . are selectively set to the high level by the drive scanner 105 as seen in <figref idref="DRAWINGS">FIGS. 3A</figref> to 3D. As a result, in the pixel circuit 101, the TFT 114 is turned on while the TFT 115 is held in an off state as seen in <figref idref="DRAWINGS">FIG. 2B</figref>. Thereupon, current flows through the TFT 114, and the source potential Vs of the TFT 111 drops down to the ground potential GND as seen in <figref idref="DRAWINGS">FIG. 3F</figref>. Therefore, also the voltage applied to the light emitting element 117 drops to 0 V, and the light emitting element 117 is placed into a no-light emission state.

0054Thereafter, while the driving signals ds[1], ds[2], . . . to the scanning lines DSL101, DSL102, . . . are kept at the high level by the drive scanner 105, the scanning signals ws[1], ws[2], . . . to the scanning lines WSL101, WSL102, . . . are selectively set to the high level by the write scanner 104 as seen in <figref idref="DRAWINGS">FIGS. 3A</figref> to 3D. As a result, in the pixel circuit 101, while the TFT 114 is held in an on state, the TFT 115 is placed into an on state as seen in <figref idref="DRAWINGS">FIG. 2C</figref>. Consequently, an input signal (Vin) propagating to the signal line DTL101 by the horizontal selector 103 is written into the capacitor C111 as a holding capacitor. At this time, since the source potential Vs of the TFT 111 as a drive transistor is equal to the ground potential level (GND level), the potential difference between the gate and the source of the TFT 111 is equal to the signal Vin of the input signal.

0055Thereafter, within the no-light emission period of the light emitting element 117, while the driving signals ds[1], ds[2], . . . to the scanning lines DSL101, DSL102, . . . are held at the high level by the drive scanner 105, the scanning signals ws[1], ws[2], . . . to the scanning lines WSL101, WSL102, . . . are selectively set to the low level by the write scanner 104 as seen in <figref idref="DRAWINGS">FIGS. 3A</figref> to 3D. As a result, in the pixel circuit 101, the TFT 115 is placed into an off state as seen in <figref idref="DRAWINGS">FIG. 2D</figref>, and the writing of the input signal into the capacitor C111 as a holding capacitor is completed therewith.

0056Thereafter, the scanning signals ws[1], ws[2], . . . to the scanning lines WSL101, WSL102, . . . are held at the low level by the write scanner 104 and the driving signals ds[1], ds[2], . . . to the scanning lines DSL101, DSL102, . . . are selectively set to the low level by the drive scanner 105 as seen in <figref idref="DRAWINGS">FIGS. 3A</figref> to 3D. As a result, in the pixel circuit 101, the TFT 114 is placed into an off state as seen in <figref idref="DRAWINGS">FIG. 2E</figref>. After the TFT 114 is placed into an off state, the source potential Vs of the TFT 111 as a drive transistor rises, and current flows also to the light emitting element 117.

0057Although the source potential Vs of the TFT 111 varies, the gate-source voltage is normally held at the voltage Vin as seen in <figref idref="DRAWINGS">FIGS. 3E and 3F</figref>. At this time, since the TFT 111 as a drive transistor operates in a saturation region, the current value Ids flowing through the TFT 111 depends upon the voltage Vin which is the gate-source voltage of the TFT 111. The current Ids flows also to the light emitting element 117 similarly, and consequently, the light emitting element 117 emits light. An equivalent circuit of the light emitting element 117 is shown in <figref idref="DRAWINGS">FIG. 2F</figref>, and consequently, the potential at the node ND111 rises up to the gate potential with which the current Ids flows through the EL light emitting element 117. As the potential rises in this manner, also the potential at the node ND112 rises similarly through the capacitor C111 (holding capacitor). Consequently, the gate-source voltage of the TFT 111 is held at the voltage Vin as described hereinabove.

0058Usually, the I-V characteristic of an EL light emitting element deteriorates as the time of light emission therefrom increases. Therefore, even if the drive transistor supplies current of an equal value, the potential applied to the EL light emitting element varies and the potential at the node ND111 drops. However, in the present circuit, since the potential at the node ND111 drops while the gate-source voltage of the drive transistor is kept fixed, current to flow to the drive transistor (TFT 111) does not change. Consequently, also the current flowing to the EL light emitting element does not change, and even if the I-V characteristic of the EL light emitting element deteriorates, current corresponding to the input voltage Vin continues to flow.

0059As described above, in the present form for reference of the pixel circuit, the source of the TFT 111 as a drive transistor is connected to the anode of the light emitting element 117 while the drain of the TFT 111 is connected to the power supply potential Vcc, and the capacitor C111 is connected between the gate and the source of the TFT 111 such that the source potential of the TFT 111 is connected to the fixed potential through the TFT 114 as a switch transistor. Consequently, the following advantages can be anticipated. In particular, even if the I-V characteristic of the EL light emitting element varies with time, a source follower output free from deterioration in luminance can be obtained. Further, a source follower circuit of n-channel transistors can be implemented, and an n-channel transistor can be used as a driving element for the EL light emitting element while existing anode and cathode electrodes are used. Further, the transistors of the pixel circuit can be formed only from n-channel transistors, and consequently, the a-Si process can be used in TFT production. As a result, production of a TFT at a low cost can be anticipated.

0060<figref idref="DRAWINGS">FIG. 4</figref> shows a configuration of a pixel circuit wherein a threshold voltage cancellation function is additionally provided for the pixel circuit having a bootstrap function described hereinabove with reference to <figref idref="DRAWINGS">FIG. 1</figref>. The pixel circuit shown in <figref idref="DRAWINGS">FIG. 4</figref> is same as the pixel circuit disclosed in Japanese Patent Application No. 2003-159646 filed on Jun. 4, 2003 in Japan, as well as corresponding International Application No. PCT/JP2004/008055 filed on Jun. 3, 2004 and U.S. application Ser. No. 10/558,372, filed on Nov. 29, 2005, all of which are commonly owned by the assignee of the present patent application. The pixel circuit of <figref idref="DRAWINGS">FIG. 4</figref> is basically formed from the pixel circuit of <figref idref="DRAWINGS">FIG. 1</figref> to which a threshold voltage cancellation circuit is added. However, the scanning line WSL101 is connected in place of the scanning line DSL101 to the gate of the TFT 114 included in the bootstrap circuit to simplify the circuit-configuration. It is basically necessary only to control the TFT 114 included in the bootstrap circuit so as to be switched on and off in synchronism with sampling of a video signal, and therefore, such simplification as described above is permitted. Naturally, a scanning line DSL101 for exclusive use may be connected to the gate of the TFT 114 similarly as in the example of <figref idref="DRAWINGS">FIG. 1</figref>.

0061Referring to <figref idref="DRAWINGS">FIG. 4</figref>, the threshold voltage cancellation circuit is basically includes a drive transistor 111, a switching transistor 112, an additional switching transistor 113, and a capacitor C111. In addition to the components of the threshold voltage cancellation circuit, the pixel circuit shown in <figref idref="DRAWINGS">FIG. 4</figref> includes a coupling capacitor C112 and a switching transistor 116. The source/drain of the additionally provided switching transistor 113 are connected between the gate and the drain of the TFT 111. Further, the drain of the switching transistor 116 is connected to the drain of the TFT 115, and an offset voltage Vofs is supplied to the source of the switching transistor 116. The coupling capacitor C112 is interposed between a node ND114 on the TFT 115 side and the node ND112 on the drive transistor 111 side. A scanning line AZL101 for the cancellation of a threshold voltage (Vth) is connected to the gates of the switching transistors 113 and 116.

0062<figref idref="DRAWINGS">FIG. 5</figref> illustrate operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 4</figref>. The pixel circuit performs threshold voltage Vth correction, signal writing and bootstrap operation in order within a period of one field (1 f). The threshold voltage Vth correction and the signal writing are performed within a no-light emission period of 1 f, and the boot strap operation is performed at the top of a light emission period. Further, within the threshold voltage Vth correction period, the scanning line AZL101 builds up to the high level while the scanning line DSL101 remains at the high level. Consequently, the switching transistors 112 and 113 are turned on simultaneously, and therefore, current flows and the potential at the node ND112 connecting to the gate of the TFT 111 rises. Thereafter, the scanning line DSL101 falls to the low level, and consequently, the light emitting element 117 is placed into a no-light emitting state. Consequently, charge accumulated at the node ND112 is discharged through the switching transistor 113, and the potential at the node ND112 drops gradually. Then, when the potential difference between the node ND112 and the node ND111 becomes equal to the threshold voltage Vth, the current through the TFT 111 stops. As can be seen apparently from <figref idref="DRAWINGS">FIG. 5</figref>, the potential difference between the node ND112 and the node ND111 corresponds to the gate-source voltage Vgs, and from the expression (1), when Vgs=Vth is reached, the current value Ids becomes equal to 0. As a result, the threshold voltage Vth between the nodes ND112 and ND111 is held by the capacitor C111.

0063Then, the scanning line WSL101 exhibits the high level within a period of 1 H, and within the period, the sampling transistor 115 conducts and writing of a signal is performed. In particular, a video signal Vsig supplied to the signal line DTL101 is sampled by the sampling transistor 115 and written into the capacitor C111 through the coupling capacitor C112. As a result, the held potential Vin of the capacitor C111 becomes equal to the sum of the threshold voltage Vth written formerly and the video signal Vsig. However, the input gain of the video signal Vsig is not 100% but exhibits some loss.

0064Thereafter, the scanning line DSL101 builds up to the high level and emission of light is started, and the bootstrap operation is performed. Consequently, the signal potential Vin applied to the gate of the drive transistor 111 rises by ΔV in accordance with the I-D characteristic of the EL light emitting element 117. In this manner, the pixel circuit of <figref idref="DRAWINGS">FIG. 4</figref> adds the threshold voltage Vth and the voltage ΔV to the net signal component applied to the gate of the drive transistor 111. Even if the threshold voltage Vth and the voltage ΔV vary, since the influence of the variation can be cancelled, the light emitting element 117 can be driven stably.

0065<figref idref="DRAWINGS">FIG. 6</figref> shows a pixel circuit to which the present invention is applied and which is composed of a number of elements reduced from that of the pixel circuit described hereinabove with reference to <figref idref="DRAWINGS">FIG. 4</figref>. Referring to <figref idref="DRAWINGS">FIG. 6</figref>, the present pixel circuit 101 is disposed at each of points at which scanning lines and signal lines intersect with each other and can be applied to a display apparatus of the active matrix type. While the number of signal lines is only one which is the signal line DTL101, the number of scanning lines is four including scanning lines WSL101, DSL101, AZL101a and AZL101b disposed in parallel to each other. The pixel circuit 101 is composed of five N-channel thin film transistors including an electro-optical element 117, a capacitor C111, a sampling transistor 115, a drive transistor 111, a switching transistor 112, a first detection transistor 114 and a second detection transistor 113. In this manner, the pixel circuit 101 is composed of one holding capacitor and five transistors, and when compared with the pixel circuit shown in <figref idref="DRAWINGS">FIG. 4</figref>, the number of capacitance elements is smaller by one and also the number of transistors is smaller by one. Since the number of component elements is smaller, the yield can be enhanced and the cost can be reduced as much.

0066The holding capacitor C111 is connected at one terminal thereof to the source of the drive transistor 111 and at the other terminal thereof to the gate of the drive transistor 111 similarly. In <figref idref="DRAWINGS">FIG. 6</figref>, the gate of the drive transistor 111 is represented by the node ND112, and the source of the drive transistor 111 is represented by the node ND111 similarly. Accordingly, the holding capacitor C111 is connected between the node ND111 and the node ND112. The electro-optical element 117 is formed from, for example, an organic EL element of a diode structure and has an anode and a cathode. The organic EL element 117 is connected at the anode thereof to the source (node ND111) of the drive transistor 111 and at the cathode thereof to a predetermined cathode potential Vcath. It is to be noted that the organic EL element 117 includes a capacitance component between the anode and the cathode thereof, and the capacitance component is represented by Cp.

0067The first detection transistor 114 is connected at the source thereof to a first ground potential Vss1 and at the drain thereof to the source (node ND111) of the drive transistor 111. The first detection transistor 114 is further connected at the gate thereof to a scanning line AZL101a. The second detection transistor 113 is connected at the source thereof to a second ground potential Vss2 and at the drain thereof to the gate (node ND112) of the drive transistor 111. Further, the second detection transistor 113 is connected at the gate thereof to a scanning line AZL101b.

0068The sampling transistor 115 is connected at the source thereof to the signal line DTL101, at the drain thereof to the gate (node ND112) of the drive transistor 111 and at the gate thereof to the scanning line WSL101. The switching transistor 112 is connected at the drain thereof to the power supply potential Vcc, at the source thereof to the drain of the drive transistor 111, and at the gate thereof to the scanning line DSL101. The scanning lines AZL101a, AZL101b and DSL101 are disposed in parallel to the scanning line WSL101 and are scanned line sequentially at suitable timings by the peripheral scanners.

0069The sampling transistor 115 operates when it is selected by the scanning line WSL101 to sample an input signal Vsig from the signal line DTL101 and place the sampled input signal Vsig into the holding capacitor C111 through the node ND112. The drive transistor 111 drives the electro-optical element 117 with current in response to the signal potential Vin held in the holding capacitor C111. The switching transistor 112 is rendered conducting when it is selected by the scanning line DSL101 to supply current from the power supply potential Vcc to the drive transistor 111. The first detection transistor 114 and the second detection transistor 113 operate when they are selected by the scanning lines AZL101a and AZL101b, respectively, to detect the threshold voltage Vth of the drive transistor 111 prior to the current driving of the electro-optical element 117 and place the detected potential into the holding capacitor C111 in order to cancel an influence of the threshold voltage Vth.

0070As a condition for securing normal operation of the pixel circuit 101, the first ground potential Vss1 is set lower than a level calculated by subtracting the threshold voltage Vth of the drive transistor from the second ground potential Vss2. In other words, the first ground potential Vss1 is set so as to satisfy Vss1<Vss2−Vth. Further, a level calculated by adding a threshold voltage VthEL of the organic EL element 117 to the cathode potential Vcath is set higher than another level calculated by subtracting the threshold voltage Vth of the drive transistor 111 from the first ground potential Vss1. Where this is represented by an expression, Vcath+VthEL>Vss1−Vth. Preferably, the level of the second ground potential Vss2 is set to a value in the proximity of the lowest level of the input signal Vsig supplied from the signal line DTL101.

0071Operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 6</figref> is described in detail with reference to a timing chart of <figref idref="DRAWINGS">FIG. 7</figref>. The timing chart of <figref idref="DRAWINGS">FIG. 7</figref> is represented such that one field (1F) starts at timing T1 and ends at another timing T6. At timing T0 before the field is entered, the scanning lines WSL101, AZL101a and AZL101b have the low level while the scanning line DSL101 has the high level. Accordingly, the switching transistor 112 is in an on state while the sampling transistor 115 and the detection transistors 113 and 114 in pair are in an off state. At this time, the drive transistor 111 supplies driving current in response to the signal potential appearing at the node ND112 to energize the electro-optical element 117 to emit light. At this time, the source potential of the drive transistor 111 (potential at the node ND111) is held at a predetermined working point. The timing chart of <figref idref="DRAWINGS">FIG. 7</figref> illustrates the potential at the node ND112 and the potential at the node ND111, which represent variation of the gate potential and the source potential of the drive transistor 111, respectively.

0072At timing T1, both of the scanning lines AZL101a and AZL101b build up from the low level to the high level. As a result, both of the first detection transistor 114 and the second detection transistor 113 change over from an off state to an on state. As a result, the potential at the node ND112 drops to the second ground potential Vss2 quickly, and also the potential at the node ND111 drops to the first ground potential Vss1 quickly. At this time, since the first ground potential Vss1 and the second ground potential Vss2 are set so as to satisfy Vss1<Vss2−Vth as described hereinabove, the drive transistor 111 keeps the on state and drain current Ids flows. At this time, since the relationship of Vcath+Vth(EL)>Vss1−Vth is satisfied, the organic EL element 117 is in a reversely biased state and no current flows therethrough. Accordingly, the organic EL element 117 is placed into a no-light emission state. The drain current Ids of the drive transistor 111 flows to the first ground potential Vss1 side through the first detection transistor 114 which is in an on state.

0073Then at timing T2, the scanning line AZL101a changes over from the high level to the low level, and consequently, the first detection transistor 114 changes over from an on state to an off state. As a result, the current path of the drain current Ids flowing through the drive transistor 111 is interrupted, and the potential at the node ND111 rises gradually. When the difference between the potential at node ND111 and the potential at node ND112 becomes equal to the threshold voltage Vth, the drive transistor 111 changes over from an on state to an off state and the drain current Ids stops. The potential difference Vth appearing between the node ND111 and the node ND112 is held by the holding capacitor C111. In this manner, the first and second detection transistors 114 and 113 operate when they are selected at suitable timings by the scanning lines AZL101a and AZL101b, respectively, and detect the threshold voltage Vth of the drive transistor 111 and place the threshold voltage Vth into the holding capacitor C111.

0074Thereafter, at timing T3, the scanning line AZL101b changes over from the high level to the low level, and also the scanning line DSL101 changes over from the high level to the low level at a substantially same timing. As a result, the second detection transistor 113 and the switching transistor 112 change over from an on state to an off state. On the timing chart of <figref idref="DRAWINGS">FIG. 7</figref>, the period of time from timing T2 to timing T3 is denoted by Vth correction period, and the detected threshold voltage Vth of the drive transistor 111 is held as a correction potential in the holding capacitor C111.

0075Thereafter, at timing T4, the scanning line WSL101 builds up from the low level to the high level. Consequently, the sampling transistor 115 is rendered conducting, and the input potential Vin is written into the holding capacitor C111. The input potential Vin is held in such a form that it is added to the threshold voltage Vth of the driving transistor. As a result, the variation of the threshold voltage Vth of the drive transistor 111 is always cancelled, and therefore, this signifies that Vth correction is performed. It is to be noted that the input potential Vin written into the holding capacitor C111 is represented by the following expression: Vin=Cp/(Cs+Cp)×(Vsig−Vss2) where Cs is the capacitance value of the holding capacitor C111, and Cp the capacitance component of the organic EL element 117 as described hereinabove. Usually, the capacitance component Cp of the organic EL element 117 is much higher than the capacitance value Cs of the holding capacitor C111. Accordingly, the input potential Vin is substantially equal to Vsig−Vss2. In this instance, if the second ground potential Vss2 is set to a value in the proximity of the black level of the input signal Vsig, then the input signal Vin becomes substantially equal to the input signal Vsig.

0076Thereafter, the scanning line WSL101 changes over from the high level back to the low level thereby to end the sampling of the input signal Vsig. Then at timing T5, the scanning line DSL101 builds up from the low level to the high level and the switching transistor 112 is placed into an on state. Consequently, driving current is supplied from the power supply potential Vcc to the drive transistor 111 to start a light emitting operation of the organic EL element 117. Since current flows through the organic EL element 117, a voltage drop appears and the potential at the node ND111 rises. In response to the potential rise, also the potential at the node ND112 rises, and consequently, the gate potential Vgs of the drive transistor 111 is always kept at Vin+Vth irrespective of the potential rise at the node ND111. As a result, the organic EL element 117 continues to emit light with a luminance corresponding to the input voltage Vin. When the scanning lines AZL101a and AZL101b build up at timing T6 at the end of the one field, the threshold voltage Vth correction period of the next field is entered and also the emission of light from the electro-optical element 117 stops.

0077<figref idref="DRAWINGS">FIG. 8</figref> shows a pixel circuit according to another embodiment of the present invention. Referring to <figref idref="DRAWINGS">FIG. 8</figref>, the present pixel circuit 101 is disposed at each of points at which scanning lines and signal lines intersect with each other and can be applied to a display apparatus of the active matrix type. While the number of signal lines is only one which is the signal line DTL101, the number of scanning lines is four including scanning lines WSL101, DSL101, AZL101a and AZL101b disposed in parallel to each other. The pixel circuit 101 is basically composed of five N-channel thin film transistors including an electro-optical element 117, a holding capacitor C111, a sampling transistor 115, a drive transistor 111, a switching transistor 112, a first detection transistor 114 and a second detection transistor 113. When compared with the pixel circuit shown in <figref idref="DRAWINGS">FIG. 1</figref>, the number of capacitance elements is smaller by one and also the number of transistors is smaller by one. Since the pixel circuit implemented is composed of one capacitance element and five transistors, the yield can be enhanced and the cost can be reduced when compared with the conventional pixel circuit.

0078The drive transistor 111 is connected at the gate thereof to the input node ND112, at the source thereof connected to the output node ND111, and at the drain thereof to the predetermined power supply potential Vcc. The electro-optical element 117 is formed from an organic EL element of a diode type and has an anode and a cathode. The electro-optical element 117 is connected at the anode thereof to the output node ND111 and at the cathode thereof to a predetermined cathode potential Vcath. The organic EL element 117 includes a capacitance component in parallel to a resistance component, and the capacitance component is represented by Cp. The holding capacitor C111 is connected between the output node ND111 and the input node ND112. The potential difference between the output node ND111 and the input node ND112 is just equal to the gate potential Vgs of the drive transistor 111. The sampling transistor 115 is connected at the source thereof to the signal line DTL101, at the drain thereof to the input node ND112, and at the gate thereof to the scanning line WSL101.

0079The first detection transistor 114 is connected at the source thereof to the first ground potential Vss1, at the drain thereof to the output node ND111, and at the gate thereof to the scanning line AZL101a. The second switching transistor 113 is connected at the source thereof to the second ground potential Vss2, at the drain thereof to the input node ND112, and at the gate thereof to the scanning line AZL101b. The switching transistor 112 is connected at the source/drain thereof between the input node ND112 and the gate of the drive transistor 111. The switching transistor 112 is connected at the gate thereof to the scanning line DSL101. While, in the example for reference shown in <figref idref="DRAWINGS">FIG. 4</figref>, the switching transistor is connected between the power supply potential Vcc and the drive transistor, in the present embodiment, the switching transistor 112 is connected between the input node and the gate of the drive transistor. According to the present embodiment, since the drive transistor 111 can be connected directly to the power supply potential Vcc, surplus power consumption can be avoided. Further, since the switching transistor 112 is connected to the gate of the drive transistor 111, it need not have a high current supplying capacity and hence can be miniaturized.

0080The sampling transistor 115 operates when it is selected by the scanning line WSL101 to sample the input signal Vsig from the signal line DTL101 and place the sampled input signal Vsig into the holding capacitor C111. The switching transistor 112 is rendered conducting when it is selected by the scanning line DSL101 to connect the holding capacitor C111 to the gate of the drive transistor 111. The drive transistor 111 drives the electro-optical element 117 with current in response to the signal potential Vin held in the holding capacitor C111. The first detection transistor 114 and the second switching transistor 113 operate when they are selected by the different scanning lines AZL101a and AZL101b, respectively, to detect the threshold voltage Vth of the drive transistor 111 prior to the current driving of the electro-optical element 117 and place the detected potential into the holding capacitor C111 in order to cancel an influence of the threshold voltage Vth in advance. Consequently, even if the threshold voltage Vth varies, since the variation is always canceled, the drive transistor 111 can supply fixed drain current Ids to the organic EL element 117 without being influenced by the variation of the threshold voltage Vth.

0081In order to cause the pixel circuit 101 to operate normally, the potential relationship must be set correctly. To this end, the first ground potential Vss1 is set lower than a level calculated by subtracting the threshold voltage Vth of the drive transistor from the second ground potential Vss2. This can be represented by an expression as Vss1<Vss2 Vth. Further, a level calculated by adding the threshold voltage VthEL of the organic EL element 117 to the cathode potential Vcath is set higher than another level calculated by subtracting the threshold voltage Vth of the drive transistor from the first ground potential Vss1. Where this is represented by an expression, Vcath+VthEL>Vss1−Vth. The expression represents that the organic EL element 117 is placed into a reversely biased state. Preferably, the level of the second ground potential Vss2 is set to a value in the proximity of the lowest level of the input signal Vsig supplied from the signal line DTL101. Where the capacitance value of the holding capacitor C111 is represented by Cs, the signal potential Vin held by the holding capacitor C111 is represented by the following expression: Vin=(Vsig−Vss2)×(Cp/(Cs+Cp))

0082The capacitance component Cp of the organic EL element 117 is much higher than the value Cs of the holding capacitor, and the signal potential Vin is substantially equal to Vsig−Vss2. Here, since the second ground potential Vss2 is set to a level in the proximity of the lowest level of the input signal Vsig, the signal potential Vin held by the holding capacitor C111 is substantially equal to the net value of the input signal Vsig.

0083Operation of the pixel circuit shown in <figref idref="DRAWINGS">FIG. 8</figref> is described in detail with reference to <figref idref="DRAWINGS">FIG. 9</figref>. The timing chart of <figref idref="DRAWINGS">FIG. 9</figref> indicates level variation of the four scanning lines WSL101, DSL101, AZL101a and AZL101b within a period of one field (1F). The timing chart further indicates potential variation at the input node ND112 and the output node ND111 of the drive transistor 111 within a period of one field. One field (1F) starts at timing T1 and ends at another timing T6.

0084At timing T0 before the field is entered, the scanning line DSL101 has the high level while the remaining scanning lines WSL101, AZL101a and AZL101b have the low level. Accordingly, the switching transistor 112 is in an on state while the remaining sampling transistor 115, first detection transistor 114 and second detection transistor 113 are in an off state. In this state, the signal potential Vin held by the holding capacitor C111 is applied to the gate of the drive transistor 111 through the switching transistor 112 which is in a conducting state. Accordingly, the drive transistor 111 supplies drain current Ids in accordance with the signal potential Vin to the organic EL element 117. As a result, the organic EL element 117 emits light with a luminance corresponding to the video signal Vsig.

0085Then at timing T1, both of the scanning lines AZL101a and AZL101b change over from the low level to the high level at the same time. As a result, both of the first detection transistor 114 and the second detection transistor 113 are turned on simultaneously. As the second detection transistor 113 is turned on, the potential at the input node ND112 drops to the second ground potential Vss2 quickly. Further, as the first detection transistor 114 is turned on, the potential at the output node ND111 drops down to the first ground potential Vss1 quickly. As a result, while the gate potential Vgs of the drive transistor 111 is given by Vss2−Vss1, since this value is higher than the threshold voltage Vth of the drive transistor 111, the drive transistor 111 keeps the on state and the drain current Ids flows. On the other hand, since the potential at the output node ND111 drops to the first ground potential Vss1, the organic EL element 117 is placed into a reversely biased state and no current flows therethrough. Accordingly, the organic EL element 117 is placed into a no-light emission state. The drain current Ids of the drive transistor 111 flows to the first ground potential Vss1 through the first detection transistor 114 which is in an on state.

0086Then at timing T2, the scanning line AZL101a changes over from the high level to the low level, and consequently, the first detection transistor 114 is placed into an off state. As a result, the current path to the drive transistor 111 is interrupted, and the potential at the output node ND111 rises gradually. When the potential difference between the output node ND111 and the input node ND112 becomes equal to the threshold voltage Vth of the drive transistor 111, the current becomes equal to zero and the threshold voltage Vth is held by the holding capacitor C111 connected between the nodes ND112 and ND111. The threshold voltage Vth of the drive transistor 111 is detected by the pair of detection transistors 113 and 114 and held by the holding capacitor C111 in this manner. The period of time from timing T2 to timing T3 within which the operation described above is performed is represented by a Vth correction period. It is to be noted that the timing T3 represents a timing at which the scanning line DSL101 and the scanning line AZL101b change over from the high level to the low level after the current reduces to zero. As a result, the switching transistor 112 is placed once into an off state and also the second detection transistor 113 is placed into an off state. Consequently, the input node ND112 is disconnected from the gate of the drive transistor 111 and also from the second ground potential Vss2 and therefore can thereafter perform sampling operation.

0087At timing T4, the scanning line WSL101 builds up to the high level and the sampling transistor 115 is turned on. Consequently, the input signal Vsig supplied from the signal line DTL101 is sampled, and the input potential Vin which is substantially equal to the net value of the input signal Vsig is written into the holding capacitor C111. The input potential Vin is held in such a form that it is added to the threshold voltage Vth held formerly.

0088At timing T5 after the sampling of the video signal Vsig comes to an end in this manner, the scanning line DSL101 builds up to the high level again and the switching transistor 112 is placed into an on state so that emission of light from the organic EL element 117 is started. In particular, the input potential Vin held in the holding capacitor C111 is applied to the gate of the drive transistor 111 through the switching transistor 112. The drive transistor 111 supplies the drain current Ids in accordance with the input potential Vin to the organic EL element 117 to start emission of light from the organic EL element 117. After the current begins to flow through the organic EL element 117, a voltage drop occurs, and the level at the output node ND111 begins to rise. Simultaneously, since also the level at the input node ND112 begins to rise, the potential Vin+Vth held in the holding capacitor C111 remains fixed. By such a bootstrap operation as described above, even if the level at the output node ND111 varies by variation of the working point of the organic EL element 117, the drive transistor 111 can supply normally fixed drain current Ids. At timing T6, the scanning lines AZL101a and AZL101b build up finally, and threshold voltage Vth detection operation for a next field is started.

0089While preferred embodiments of the present invention have been described using specific terms, such description is for illustrative purpose only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims.

Contents5

Every citation, both ways

Citations
Document	Relation	Office	Cited during
US10192479B2	Cited by	United States of America	Applicant
US10032399B2	Cited by	United States of America	Applicant
US10699624B2	Cited by	United States of America	Applicant
US2020005715A1	Cited by	United States of America	Search report
US8872739B2	Cited by	United States of America	Applicant
US12033589B2	Cited by	United States of America	Applicant
US10439159B2	Cited by	United States of America	Applicant
US9269298B2	Cited by	United States of America	Applicant
US9799246B2	Cited by	United States of America	Applicant
US9013457B2	Cited by	United States of America	Applicant
US10580337B2	Cited by	United States of America	Applicant
US11004388B2	Cited by	United States of America	Applicant
US8477121B2	Cited by	United States of America	Applicant
US8710505B2	Cited by	United States of America	Applicant
US10453394B2	Cited by	United States of America	Applicant
US10186190B2	Cited by	United States of America	Applicant
US10867536B2	Cited by	United States of America	Applicant
US10043448B2	Cited by	United States of America	Applicant
US9084331B2	Cited by	United States of America	Applicant
US2007164962A1	Cited by	United States of America	Pre-grant
US11887535B2	Cited by	United States of America	Search report
US10089924B2	Cited by	United States of America	Applicant
US11875744B2	Cited by	United States of America	Applicant
US10373554B2	Cited by	United States of America	Applicant
US10127860B2	Cited by	United States of America	Applicant
US10685627B2	Cited by	United States of America	Applicant
US10019941B2	Cited by	United States of America	Applicant
US9978297B2	Cited by	United States of America	Applicant
US9786209B2	Cited by	United States of America	Applicant
US8599115B2	Cited by	United States of America	Applicant
US10181282B2	Cited by	United States of America	Applicant
US10325537B2	Cited by	United States of America	Applicant
CN102938242A	Cited by	China	Search report
US9842540B2	Cited by	United States of America	Applicant
US10325554B2	Cited by	United States of America	Applicant
US9495901B2	Cited by	United States of America	Search report
US9606607B2	Cited by	United States of America	Applicant
US10043794B2	Cited by	United States of America	Applicant
US9952698B2	Cited by	United States of America	Applicant
US8890180B2	Cited by	United States of America	Applicant
US9786690B2	Cited by	United States of America	Applicant
US9934725B2	Cited by	United States of America	Applicant
US8441417B2	Cited by	United States of America	Search report
US9970964B2	Cited by	United States of America	Applicant
US12063829B2	Cited by	United States of America	Applicant
US9773439B2	Cited by	United States of America	Applicant
US11011107B2	Cited by	United States of America	Applicant
US10657895B2	Cited by	United States of America	Applicant
US9721512B2	Cited by	United States of America	Applicant
US9741279B2	Cited by	United States of America	Applicant
US8232939B2	Cited by	United States of America	Applicant
US11417720B2	Cited by	United States of America	Applicant
US10012678B2	Cited by	United States of America	Applicant
US2007132694A1	Cited by	United States of America	Pre-grant
US2009262101A1	Cited by	United States of America	Pre-grant
US10395585B2	Cited by	United States of America	Applicant
US10460660B2	Cited by	United States of America	Applicant
US10176752B2	Cited by	United States of America	Applicant
US8487923B2	Cited by	United States of America	Applicant
US8901828B2	Cited by	United States of America	Applicant
US10997901B2	Cited by	United States of America	Applicant
US2007247398A1	Cited by	United States of America	Pre-grant
US10699613B2	Cited by	United States of America	Applicant
US9818323B2	Cited by	United States of America	Applicant
US9761170B2	Cited by	United States of America	Applicant
US8803768B2	Cited by	United States of America	Applicant
USRE47257E	Cited by	United States of America	Applicant
US10714018B2	Cited by	United States of America	Applicant
CN108604433A	Cited by	China	Search report
US11200839B2	Cited by	United States of America	Applicant
US9818376B2	Cited by	United States of America	Applicant
US10410579B2	Cited by	United States of America	Applicant
US10706754B2	Cited by	United States of America	Applicant
US10650754B2	Cited by	United States of America	Search report
CN107068066A	Cited by	China	Search report
US9842889B2	Cited by	United States of America	Applicant
CN103258498A	Cited by	China	Search report
US10198979B2	Cited by	United States of America	Applicant
US9799248B2	Cited by	United States of America	Applicant
US2009001378A1	Cited by	United States of America	Pre-grant
US2011001545A1	Cited by	United States of America	Pre-grant
US10311790B2	Cited by	United States of America	Applicant
US8164547B2	Cited by	United States of America	Applicant
US9830857B2	Cited by	United States of America	Applicant
US11025899B2	Cited by	United States of America	Applicant
US10453397B2	Cited by	United States of America	Applicant
US9454929B2	Cited by	United States of America	Applicant
US2014346506A1	Cited by	United States of America	Pre-grant
US10176736B2	Cited by	United States of America	Applicant
US10460669B2	Cited by	United States of America	Applicant
US10089921B2	Cited by	United States of America	Applicant
US10089929B2	Cited by	United States of America	Applicant
US9257071B2	Cited by	United States of America	Applicant
US10319307B2	Cited by	United States of America	Applicant
US9685114B2	Cited by	United States of America	Applicant
US9646540B2	Cited by	United States of America	Search report
US10417945B2	Cited by	United States of America	Applicant
US9640112B2	Cited by	United States of America	Applicant
US2008191976A1	Cited by	United States of America	Pre-grant
US10311780B2	Cited by	United States of America	Applicant

Showing 100 of 208

43 members in 5 offices

This recordMember, by publication datePriority claim

Priority claims5

Priority claims
Document	Office	Kind	Date
2004164681	Japan	–	2004-06-02
2004164682	Japan	–	2004-06-02
2004164681	Japan	A	2004-06-02
2004164682	Japan	A	2004-06-02
14019905	United States of America	A	2005-05-31

Members43

Family members, oldest first
Document	Office	Kind
CN1705001A	China	A	2005-12-07
US2005269959A1	United States of America	A1	2005-12-08
JP2005345722A	Japan	A	2005-12-15
JP2005345723A	Japan	A	2005-12-15
TW200614146A	Taiwan Province of China	A	2006-05-01
KR20060046387A	Republic of Korea	A	2006-05-17
US7173590B2	United States of America	B2	2007-02-06
US2007103419A1	United States of America	A1	2007-05-10
US2007132694A1	United States of America	A1	2007-06-14
US2007164962A1	United States of America	A1	2007-07-19
TWI295459B	Taiwan Province of China	B	2008-04-01
JP4103850B2	Japan	B2	2008-06-18
JP4103851B2	Japan	B2	2008-06-18
CN100524416C	China	C	2009-08-05
KR101200066B1	Republic of Korea	B1	2012-11-12
US8441417B2	United States of America	B2	2013-05-14
US2013271435A1	United States of America	A1	2013-10-17
US8823607B2	United States of America	B2	2014-09-02
US2015078711A1	United States of America	A1	2015-03-19
CN104459905A	China	A	2015-03-25
KR20150032623A	Republic of Korea	A	2015-03-27
JP2015060097A	Japan	A	2015-03-30
US2016125797A1	United States of America	A1	2016-05-05
US9454928B2	United States of America	B2	2016-09-27
US9454929B2	United States of America	B2	2016-09-27
US2016379567A1	United States of America	A1	2016-12-29
US9893815B2	United States of America	B2	2018-02-13
US2018137824A1	United States of America	A1	2018-05-17
US2018166016A1	United States of America	A1	2018-06-14
US10002567B2	United States of America	B2	2018-06-19
CN104459905B	China	B	2018-08-28
CN109001869A	China	A	2018-12-14
US10270532B2	United States of America	B2	2019-04-23
US10276102B2	United States of America	B2	2019-04-30
US2019266951A1	United States of America	A1	2019-08-29
US2019311679A1	United States of America	A1	2019-10-10
US10782491B2	United States of America	B2	2020-09-22
US2020386958A1	United States of America	A1	2020-12-10
KR102282534B1	Republic of Korea	B1	2021-07-29
US11183119B2	United States of America	B2	2021-11-23
US11300739B2	United States of America	B2	2022-04-12
US2022229249A1	United States of America	A1	2022-07-21
US11719896B2	United States of America	B2	2023-08-08

76 transactions on the USPTO file

Allowed after 2 non-final rejections, 1 final rejection and 1 RCE.

Non-final rejections: 2
Final rejections: 1
RCEs: 1
Appeals: 0

Over time

Point at a mark for the transaction

Transactions

Prosecution transactions, newest first
	Event	Code
2021-06-21	Expire PatentEXP.	EXP.
2021-01-04	Maintenance Fee Reminder MailedREM.	REM.
2013-05-14	Recordation of Patent Grant MailedPGM/	PGM/
2013-05-14	Patent Issue Date Used in PTA CalculationAllowedPTAC	PTAC
2013-04-24	Issue Notification MailedAllowedWPIR	WPIR
2013-04-17	Dispatch to FDCD1935	D1935
2013-04-17	Application Is Considered Ready for IssuePILS	PILS
2013-04-16	Response to Reasons for AllowanceREAS	REAS
2013-04-16	Issue Fee Payment VerifiedN084	N084
2013-04-16	Issue Fee Payment ReceivedIFEE	IFEE
2013-01-31	Mail Notice of AllowanceAllowedMN/=.	MN/=.
2013-01-28	Notice of Allowance Data Verification CompletedAllowedN/=.	N/=.
2013-01-28	Reasons for AllowanceEX.R	EX.R
2011-10-07	Information Disclosure Statement consideredIDSC	IDSC
2011-10-07	Information Disclosure Statement (IDS) FiledM844	M844
2011-10-07	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2011-08-03	Date Forwarded to ExaminerFWDX	FWDX
2011-08-03	Disposal for a RCE / CPA / R129AbandonedABN9	ABN9
2011-07-26	Workflow - Request for RCE - BeginBRCE	BRCE
2011-07-19	Mail Advisory Action (PTOL - 303)MCTAV	MCTAV
2011-07-15	Advisory Action (PTOL-303)CTAV	CTAV
2011-07-07	Date Forwarded to ExaminerFWDX	FWDX
2011-06-23	Request for Continued Examination (RCE)RCEX	RCEX
2011-06-23	Response after Final ActionA.NE	A.NE
2011-04-27	Mail Final Rejection (PTOL - 326)Final rejectionMCTFR	MCTFR
2011-04-25	Final RejectionFinal rejectionCTFR	CTFR
2011-02-22	Information Disclosure Statement consideredIDSC	IDSC
2011-02-22	Reference capture on IDSRCAP	RCAP
2011-02-22	Information Disclosure Statement (IDS) FiledM844	M844
2011-02-22	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2011-02-22	Date Forwarded to ExaminerFWDX	FWDX
2011-02-11	Response after Non-Final ActionA...	A...
2011-01-21	Information Disclosure Statement consideredIDSC	IDSC
2011-01-21	Information Disclosure Statement (IDS) FiledM844	M844
2011-01-21	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2010-11-24	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2010-11-22	Non-Final RejectionNon-final rejectionCTNF	CTNF
2010-08-11	Date Forwarded to ExaminerFWDX	FWDX
2010-08-05	Information Disclosure Statement consideredIDSC	IDSC
2010-08-05	Information Disclosure Statement (IDS) FiledM844	M844
2010-08-05	New or Additional Drawing FiledC614	C614
2010-08-05	Response after Non-Final ActionA...	A...
2010-08-05	Request for Extension of Time - GrantedXT/G	XT/G
2010-08-05	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2010-04-06	Mail Non-Final RejectionNon-final rejectionMCTNF	MCTNF
2010-04-05	Non-Final RejectionNon-final rejectionCTNF	CTNF
2010-02-19	Date Forwarded to ExaminerFWDX	FWDX
2010-01-21	Response to Election / Restriction FiledELC.	ELC.
2009-12-23	Mail Restriction RequirementMCTRS	MCTRS
2009-12-18	Restriction/Election RequirementCTRS	CTRS
2009-09-10	Case Docketed to Examiner in GAUDOCK	DOCK
2009-03-10	Case Docketed to Examiner in GAUDOCK	DOCK
2008-01-17	Information Disclosure Statement consideredIDSC	IDSC
2008-01-17	Information Disclosure Statement (IDS) FiledM844	M844
2008-01-17	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2007-10-17	Withdraw Flagged for 5/25W525	W525
2007-10-16	Flagged for 5/25F525	F525
2007-07-21	Case Docketed to Examiner in GAUDOCK	DOCK
2007-07-10	Transfer Inquiry to GAUTI1050	TI1050
2007-07-09	Case Docketed to Examiner in GAUDOCK	DOCK
2007-05-10	PG-Pub Issue NotificationPG-ISSUE	PG-ISSUE
2007-05-04	Preliminary AmendmentA.PE	A.PE
2007-04-11	Information Disclosure Statement consideredIDSC	IDSC
2007-04-11	Information Disclosure Statement (IDS) FiledM844	M844
2007-04-11	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2007-02-11	IFW TSS Processing by Tech Center CompleteTSSCOMP	TSSCOMP
2007-01-29	Application Is Now CompleteCOMP	COMP
2007-01-27	Application Dispatched from OIPEOIPE	OIPE
2007-01-12	Cleared by OIPE CSRL194	L194
2007-01-05	IFW Scan & PACR Auto Security ReviewSCAN	SCAN
2006-12-22	Information Disclosure Statement consideredIDSC	IDSC
2006-12-22	Request for Foreign Priority (Priority Papers May Be Included)RQPR	RQPR
2006-12-22	Reference capture on IDSRCAP	RCAP
2006-12-22	Information Disclosure Statement (IDS) FiledM844	M844
2006-12-22	Information Disclosure Statement (IDS) FiledWIDS	WIDS
2006-12-22	Initial Exam Team nnIEXX	IEXX

7 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2021-07-13	Lapsed due to failure to pay maintenance feeLapsedFP	FP
2021-06-21	Lapse for failure to pay maintenance feesLapsedPATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYLAPS	LAPS
2021-06-21	Information on status: patent discontinuationPATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362STCH	STCH
2021-01-04	Fee payment procedureMAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP
2016-11-07	Fee paymentFPAY	FPAY
2013-04-24	Information on status: patent grantGrantedPATENTED CASESTCF	STCF
2012-12-06	Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP

Pixel circuit, active matrix apparatus and display apparatus

Claim Score by NHIP

Abstract