Semiconductor component

0001The present invention relates to a semiconductor component in accordance with the preamble of the independent patent claim <b>1</b> and to an integrated semiconductor device. The invention relates in particular to a transistor with local overtemperature protection.

0002In many semiconductor components or integrated semiconductor devices formed therefrom, a reduction of the mobility of the charge carriers involved occurs as the operating temperature of the material regions respectively involved increases. This has the effect that the gradient in the transfer characteristic of the semiconductor component respectively considered decreases as the temperature increases. The phenomenon wherein the threshold voltage of the semiconductor component considered also decreases as the temperature increases often occurs at the same time. This has the effect, in the case of MOS transistors, by way of example, that an unstable range and a stable range form with regard to the temperature development. At gate voltages below a specific point of intersection (temperature-stable point) in the family of characteristic curves, the current to be transported and thus the thermal power to be taken up increase as the temperature increases. This may lead to an unstable behavior of the semiconductor component. On the other hand, at gate voltages above the temperature-stable point, the current decreases as the temperature increases. When viewed overall, it is possible—not only in the case of MOS transistors—for thermal overloads to form which change or restrict the operating parameters and the operation of a semiconductor component as such or even lead to the destruction of the semiconductor component.

0003It is an object of the present invention to provide a semiconductor component in which a local temperature protection or local thermal overload protection can be formed in a particularly simple yet nevertheless reliable manner.

0004In the case of a semiconductor component of the type mentioned in the introduction, the object is achieved according to the invention by means of the characterizing features of the independent patent claim <b>1</b>. The object is furthermore achieved in the case of an integrated semiconductor device with the characterizing features of the independent patent claim <b>25</b>. The dependent subclaims respectively relate to advantageous developments of the semiconductor component according to the invention and of the integrated semiconductor device.

0005The semiconductor component according to the invention is characterized by the fact that provision is made of a control resistance element in electrical contact with the control region and with the first input/output region, and that the control resistance element has an operating temperature range in which the nonreactive resistance of the control resistance element falls monotonically or strictly monotonically as the operating temperature of the control resistance element increases.

0006Consequently, a central idea of the present invention is to form a control resistor or a control resistance element between the control region and the first input/output region of the semiconductor component. This has the effect of modulating the potential difference between the control region and the first input/output region in the manner of a voltage divider, this modulation being effected on account of the temperature dependence of the control resistance element. This means that during operation at comparatively low or normal operating temperatures, a normal nonreactive resistance or high nonreactive resistance is impressed through the control resistance element provided, so that the full potential difference for the control signal drops between the control region and the first input/output region. By contrast, if the operating temperature and hence the local temperature of the control resistance element are raised, then the control resistance element, on account of this temperature raise, passes into an operating range in which the monotonically falling or strictly monotonically falling temperature characteristic of the nonreactive resistance value of the control resistance element acts so that the potential of the control region is pulled more and more to the potential of the first input/output region as the temperature rises. This ultimately means that, as the temperature rises, the first input/output region and the control region are short-circuited to an increased extent. In the example of a transistor this means that, as the potential difference drops between the first input/output region and the control region, the current that is to be controlled and transferred also decreases and, consequently, the thermal loading is regulated virtually with feedback by means of the electrical power consumption in such a way that a thermal overload can be avoided.

0007In the case of the semiconductor component according to the invention, it is preferably provided that the control resistance element is arranged and/or formed in such a way that approximately the temperature, operating temperature or the thermal state of the control region, of the first input/output region and/or second input/output region can be sensed through the control resistance element.

0008As an alternative or in addition, it is provided that the control resistance element is arranged and/or formed approximately in direct proximity to and/or in intimate mechanical and/or thermal contact with the control region, the first input/output region and/or second input/output region.

0009In a preferred embodiment of the semiconductor component, it is provided that the control resistance element is formed as an NTC thermistor (NTC=negative temperature coefficient) having a first terminal region or terminal and having a second terminal region or terminal. Furthermore, it is provided in this case that the first terminal region or terminal of the control resistance element is in electrical contact with the first input/output region of the semiconductor component and that the second terminal region or terminal of the control resistance element is in electrical contact with the control region of the semiconductor component.

0010A particularly compact and reliable design results if the control resistance element is formed in a manner integrated in the semiconductor component.

0011In accordance with the diverse possibilities for application of the present invention, provision is made of various assignments of the first input/output region, the second input/output region and also the control region with regard to the structure regions or terminals of the various component types.

0012In a particularly preferred embodiment, the first input/output region is provided and/or formed as source region or as source.

0013In another advantageous development, the first input/output region is provided and/or formed as emitter region or as emitter.

0014In accordance with a further alternative or additional refinement of the semiconductor component according to the invention, the second input/output region is provided and/or formed as drain region or as drain.

0015As an alternative or in addition, the second input/output region is provided and/or formed as collector region or as collector.

0016In a further alternative of the present invention, it is provided that the control region is provided and/or formed as base region or as base.

0017As an alternative or in addition, the control region is provided and/or formed as gate region or as gate.

0018It may be provided, correspondingly, that the semiconductor component is formed as a gate controlled semiconductor component.

0019It is preferred in this case for the semiconductor component according to the present invention to be formed as a component from the group formed by the components MOSFET, IGBT, EST, GTO, MCT.

0020A semiconductor component according to the present invention which is formed in monolithic integrated fashion is particularly preferred.

0021In another advantageous refinement of the semiconductor component it is provided that the control region has a control region series resistor. In the case where the control region is formed by a gate region, the control region series resistor is a gate series resistor. In any event, a corresponding control signal can be fed via the control region/gate region, mediated through the control region series resistor or gate series resistor.

0022In this case, it is provided, in particular, that the control region series resistor or gate series resistor is formed from polysilicon or has polysilicon.

0023In a particularly preferred embodiment of the semiconductor component according to the invention, it is provided that the control region series resistor or gate series resistor is arranged and/or formed in a trench structure, a trench or a plurality of said structures.

0024In a particularly preferred embodiment, it is advantageously provided that the semiconductor component is formed as a trench structure component or a trench component and has at least one trench structure, a trench or a plurality of said structures.

0025In this case, it is provided, in particular, that the control region, the gate region or the gate are arranged and/or formed in a trench structure, a trench or a plurality of said structures.

0026In a particularly preferred refinement of the semiconductor component according to the invention, it is provided that the control resistance element has an NTC thermistor or is formed by an NTC thermistor.

0027Furthermore, it is provided as an alternative or in addition that the control resistance element is provided and/or formed as layer region, layer, as part of a layer or as part of a layer region between the control region, in particular a gate electrode, and the first input/output region, in particular a source metallization or a source terminal.

0028As an alternative or in addition, it may also be provided that the control resistance element is provided and/or formed as layer region, layer, as part of a layer or as part of a layer region between a gate electrode and a source zone or source region.

0029In another alternative or another additional refinement of the semiconductor component, the control resistance element has a material or a plurality of materials from the group formed from: germanium, silicon, titanates, dichromates, amorphous semiconductor materials, polycrystalline semiconductor materials.

0030In another advantageous and particularly preferred embodiment of the semiconductor component according to the invention, it is provided that the control resistance element is formed from a lightly doped semiconductor material, in particular having a doping concentration of less than approximately 10¹⁴cm⁻³.

0031In another advantageous refinement of the present invention, it is provided that the control resistance element has, at a temperature of approximately 400 K, a nonreactive resistance that is approximately at least ten times the nonreactive resistance of the control resistance element at a temperature of approximately 500 K.

0032It is particularly preferred for the control resistance element to have a semiconductor material which has a comparatively large band gap, in particular above approximately 2 eV, and/or which has a doping with an energy level having a distance of at least approximately 0.8 eV from the conduction or valence band edge.

0033In a preferred embodiment of the semiconductor component, it is provided that a limiting resistor is provided between the control region or gate region and the first input/output region or source region in series.

0034In this case, it is advantageous if the limiting resistor is provided between the control region or gate region and the control resistance element.

0035The present invention furthermore provides an integrated semiconductor device, which has at least one semiconductor component according to the present invention.

0036It is particularly preferred, however, for the integrated semiconductor device according to the invention to have a plurality of semiconductor components according to the invention and for this plurality of semiconductor components to be provided, arranged and/or formed in a manner connected in parallel in a cell array.

0037In this case, it is provided, in particular, that the cell array is divided or subdivided into a plurality of control regions or gate regions.

0038Furthermore, it is advantageous in this case that the gate regions or control regions in each case have an individual control region series resistor or a gate series resistor and/or are connected to one another via a common control terminal or gate terminal.

0039These and further aspects of the present invention are also apparent on the basis of the observations below:

0040Transfer characteristic curves of a MOS transistor are shown e.g. by the profiles illustrated in <figref idref="DRAWINGS">FIG. 1</figref>. As the temperature increases, both the threshold voltage and the gradient decrease on account of decreasing carrier mobility. Both phenomena together lead to a temperature-stable point at which the characteristic curves intersect one another.

0041As the temperature increases, the current increases at gate voltages below this point or range and decreases above this point. If power transistors are operated below the temperature-stable point (load dump and linear controller conditions), current splitting may occur on account of the positive feedback, which leads to destruction of the component in the extreme case. A further problem exists in the case of load short circuit, e.g. in the case of IGBTs. The current then rises to very high values when the gate is open and there is a high collector-emitter or drain-source voltage, so that the component can take up the high power generated in the component only for a few microseconds and is then destroyed on account of the excessively high temperature.

0042The invention specifies, inter alia, a structure which under these conditions protects itself against excessively high heating, to be precise as required also locally at a not necessarily foreseeable location.

0043A structure is known, by way of example, in which a thyristor is fitted on the MOSFET to be protected. Said thyristor is arranged electrically between gate and source of the MOSFET and turns on when a certain temperature is exceeded, as a result of which gate and source are practically short-circuited and the MOSFET is turned off. A disadvantage of this structure, and also of the following structure, is that an additional component has to be produced and constructed with the MOSFET. Moreover, only a temperature value at a predetermined location or an average temperature value is detected, but the MOSFET is thus turned off altogether, while other locations would not have to be turned off or else are already too hot.

0044For turning off the MOSFET, it is likewise possible to use a thyristor which, however, does not trigger itself but rather is triggered by the current of a temperature sensor that is monolithically integrated into the MOSFET.

0045A plurality of temperature sensors may be used in a component and e.g. turned off when one of said sensors exceeds a predetermined temperature. A nonuniform temperature distribution can thereby be taken into consideration.

0046On the other hand, besides a temperature controlled switch for turning off the MOSFET, it is possible to integrate a second temperature sensor, with the aid of which the gate-source voltage and thus the load current are reduced before the turn-off temperature is actually reached.

0047It is also possible to use two temperature sensors in order to detect a temperature difference.

0048Contrary to these measures, NTC thermistors are semiconductor resistors that are temperature-dependent. They conduct better at higher temperatures than at low temperature. They have a greatly negative temperature coefficient TC, which is why they are called NTC thermistors.

0049NTC thermistors are produced e.g. from iron oxide (Fe₂O₃), ZnTiO₄and magnesium dichromate (MgCr₂O₄)

0050The invention consists, inter alia, in the fact (<figref idref="DRAWINGS">FIGS. 3 and 4</figref>) that, in a power transistor comprising a multiplicity of cells, one (<figref idref="DRAWINGS">FIG. 3</figref>) or a plurality (<figref idref="DRAWINGS">FIG. 4</figref>) of cell regions are formed depending on the size of the transistor, the gates of which cell regions in each case form an electrically contiguous electrode and are connected to the common gate terminal via a respective gate series resistor. The common gate terminal, for its part, is possibly connected via further elements, e.g. a further gate resistor, to the gate driving arrangement. A resistor with a negative temperature coefficient (NTC thermistor), with good thermal coupling to the region that heats up, is introduced between each of the gate regions and the source terminal. As long as the temperature of such a region is sufficiently low, the gate voltage is not significantly influenced by the NTC thermistor. However, if the temperature exceeds a certain value, the gate voltage is pulled further and further in the direction of the source potential in the sense of a voltage divider between the NTC thermistor and the gate series resistor. The gate series resistor is expedient in order to protect the NTC thermistor against excessively high overheating by the gate current. The series resistor may be provided in inherent or explicit fashion. It is particularly advantageous to arrange the NTC thermistor as a layer between gate material and source metallization (<figref idref="DRAWINGS">FIGS. 5 and 6</figref>) because a direct thermal coupling then exists.

0051The advantages of the invention consist in reducing the current in the respective hottest region, with the result that the entire component is heated as uniformly as possible. The thermal coupling is extremely good in the case of the monolithic embodiment; the effect takes place locally where it is necessary. An additional mounting outlay is not required.

0052A core of the invention is to incorporate, inter alia, as far as possible locally, <figref idref="DRAWINGS">FIGS. 5 and 6</figref>, between gate and source, a material, e.g. an NTC thermistor, which, in the normal temperature range, has a high resistance and thus causes only a small leakage current between gate and source but which, when a certain predetermined temperature is exceeded, has a low resistance and thus reduces the gate voltage, so that the current through the transistor decreases or is even completely turned off.

0053In the case of a transistor T according to the invention, an NTC thermistor is provided between gate G and source terminal SA and a gate series resistor RG is provided between gate G and gate terminal GA.

0054Another transistor according to the invention is divided into n regions <b>1</b> to n with separate gates Gj. Each region j has an NTC thermistor (NTCj) between gate Gj and the common source terminal SA and a gate series resistor RGj between gate Gj and the common gate terminal GA. The drain terminal DA, like the source terminal SA, is provided and formed jointly for all regions <b>1</b> to n.

0055The following variations are conceivable: <ul id="ul0001" list-style="none"><li id="ul0001-0001" num="0000"><ul id="ul0002" list-style="none"><li id="ul0002-0001" num="0056"> a) MOSFET or IGBT (insulated gate bipolar transistor) or other gate controlled power component (normally off, e.g. EST (emitter switched thyristor), GTO (gate turn off thyristor), MCT (MOS controlled thyristor)) with an NTC thermistor between gate and source, </li><li id="ul0002-0002" num="0057"> b) as in a), monolithically integrated, </li><li id="ul0002-0003" num="0058"> c) as in a) or b), cell array divided into a plurality of gate regions, </li><li id="ul0002-0004" num="0059"> d) as in c), gate regions connected to the common gate terminal via a respective gate series resistor, </li><li id="ul0002-0005" num="0060"> e) as in b)-d), NTC thermistor as layer or part of a layer between gate electrode and source metallization (<figref idref="DRAWINGS">FIG. 5</figref>), </li><li id="ul0002-0006" num="0061"> f) as in b)-d), NTC thermistor as layer or part of a layer between gate electrode and source zone, </li><li id="ul0002-0007" num="0062"> g) NTC thermistor contains germanium, titanates or dichromates, </li><li id="ul0002-0008" num="0063"> h) NTC thermistor contains an amorphous semiconductor material, </li><li id="ul0002-0009" num="0064"> i) gate series resistor comprises polysilicon, </li><li id="ul0002-0010" num="0065"> j) gate and gate series resistor are arranged in one or more trenches, </li><li id="ul0002-0011" num="0066"> k) a further resistor is arranged as limiting resistor or buffer resistor in series with the NTC thermistor between gate and source, with the result that the gate is not entirely pulled to source potential by the NTC thermistor. Conversely, the gate can then also be brought to negative voltage by a negative potential at the gate terminal.</li></ul></li></ul>

0067The invention is explained in more detail below with reference to preferred embodiments on the basis of the accompanying drawings.

0068<figref idref="DRAWINGS">FIG. 1</figref> is a graphic for elucidating the typical transfer characteristic curves of semiconductor components.

0069<figref idref="DRAWINGS">FIG. 2</figref> is an illustration of the temperature dependence of the nonreactive resistance of an NTC thermistor.

0070<figref idref="DRAWINGS">FIGS. 3A</figref>, B are circuit diagrams of semiconductor components according to the invention.

0071<figref idref="DRAWINGS">FIG. 4</figref> is an illustration in the form of a circuit diagram for an integrated semiconductor device according to the invention.

0072<figref idref="DRAWINGS">FIG. 5</figref> is a lateral cross-sectional view for a semiconductor component according to the invention.

0073<figref idref="DRAWINGS">FIG. 6</figref> is a lateral cross-sectional view of another embodiment of the semiconductor component according to the invention.

0074Functionally and/or structurally similar or comparable elements and components are designated by the same reference symbols below. A detailed description is not repeated on every occasion they appear.

0075<figref idref="DRAWINGS">FIG. 1</figref> is a schematic diagram that demonstrates the dependence of the current density j on the gate voltage V_Gin the case of a power MOSFET for temperatures of 300 K, 350 K, 400 K and 450 K. The gate voltage V_Gin V (volts) is illustrated on the abscissa, whereas the current density j in A/cm²is recorded on the ordinate. It can clearly be discerned that the transferred current density j has a profile that rises strictly monotonically with the gate voltage V_G. The transfer characteristic curves at different temperatures intersect approximately at one point, the so-called temperature-stable point. At gate voltages or current densities below this point, the current density likewise increases when the temperature increases. This leads to a further increase in temperature and, through the positive feedback loop, may cause a—possibly local—rise in the current density and the temperature up to values at which the semiconductor component is destroyed.

0076<figref idref="DRAWINGS">FIG. 2</figref> is a schematic illustration of the resistance profile of a so-called NTC thermistor—namely a control resistance element R in the sense of the invention—as a function of the temperature in ° C. The behavior of the nonreactive resistance of the resistance element NTC which falls strictly monotonically as the temperature increases can clearly be discerned.

0077<figref idref="DRAWINGS">FIG. 3A</figref> shows the circuitry arrangement on which the semiconductor component <b>10</b> is based if a field effect transistor T is configured according to the invention. The field effect transistor T is illustrated as a single transistor or elementary transistor with its source region S, its drain region D and its gate region G, and also the corresponding terminals, namely the source terminal SA, the drain terminal DA and the gate terminal GA. Source S and gate G are electrically connected to one another via an NTC thermistor NTC, namely a control resistance element NTC in the sense of the invention, a first terminal region Al of the control resistance element NTC being connected to the first input/output terminal S, namely the source of the transistor T, and the second terminal or terminal region A<b>2</b> of the control resistance element NTC being electrically connected to the gate G or gate region G of the transistor T. The gate G is driven via the gate terminal GA by means of a gate series resistor RG connected in series therewith.

0078During operation of the arrangement shown in <figref idref="DRAWINGS">FIG. 3A</figref>, the transferred current can be regulated by way of the temperature behavior or the temperature dependence of the control resistance element NTC or of the NTC thermistor with a corresponding characteristic curve as is illustrated in <figref idref="DRAWINGS">FIG. 2</figref>, for example.

0079The embodiment of <figref idref="DRAWINGS">FIG. 3B</figref> essentially corresponds to the embodiment from <figref idref="DRAWINGS">FIG. 3A</figref>, but a limiting resistor RB or buffer resistor RB is additionally provided in series with the control resistance element NTC between the first input/output region S or source region S and the control region G or gate region G.

0080In the case of an integrated semiconductor device <b>100</b> as is illustrated in <figref idref="DRAWINGS">FIG. 4</figref> likewise in the form of an abstract circuit diagram, the arrangement from <figref idref="DRAWINGS">FIG. 3</figref> can be used beneficially, namely by parallel superposition of a semiconductor component <b>10</b> from <figref idref="DRAWINGS">FIG. 3</figref>, e.g. in the sense of an elementary transistor element T in a cell array or the like, regions that correspond to one another functionally, such as, for example, the source regions S<b>1</b> to Sn, the drain regions D<b>1</b> to Dn and also the gate regions G<b>1</b> to Gn, being assigned to one another and, if appropriate, being electrically contact-connected to one another. In the case of the arrangement shown in <figref idref="DRAWINGS">FIG. 4</figref>, each individual element <b>10</b>-<b>1</b> to <b>10</b>-n, which each intrinsically represent semiconductor components according to the invention, is formed with individual transistors T<b>1</b> to Tn, with a dedicated NTC thermistor NTC<b>1</b>, . . . , NTCn and with a corresponding gate series resistor RG<b>1</b>, . . . , RGn. The transistor thus formed overall in the sense of a semiconductor device according to the invention is divided into n regions <b>1</b> to n or n semiconductor components <b>10</b>-<b>1</b> to <b>10</b>-<i>n </i>in accordance with the present invention with separate gates Gj, j=1, . . . , n. Each of the regions j or each of the semiconductor components <b>10</b>-<i>j </i>thus has an individual and dedicated control resistor NTC between the respective gate Gj and the common source terminal SA via which all of the source regions Sj are contact-connected to one another. The drain terminal DA is formed jointly for all of the drain regions D<b>1</b>-Dn. The gate series resistors RG<b>1</b>, . . . , RGn are electrically connected to a likewise common gate terminal GA.

0081<figref idref="DRAWINGS">FIG. 5</figref> is a lateral cross-sectional view illustrating the substrate subdivision or division of a semi-conductor component according to the invention in the sense of a trench-type field effect transistor T. Two trenches are introduced in a semiconductor substrate <b>20</b> with individual regions <b>21</b>, <b>22</b>, and <b>23</b>, are lined with a so-called gate oxide GOX and are filled with gate regions G<b>1</b> and G<b>2</b> or gate electrodes G<b>1</b> and G<b>2</b>. The bottommost semiconductor material region <b>21</b> forms the drain region D, which is n⁺-doped in the embodiment of <figref idref="DRAWINGS">FIG. 5</figref> and forms a common drain region D for two transistors T<b>1</b> and T<b>2</b>. The topmost semiconductor region <b>23</b> is p-doped and essentially forms the body zone B of the transistors T<b>1</b> and T<b>2</b>. A second semiconductor material region <b>22</b> with n-type doping is formed in between. The source regions S<b>1</b> and S<b>2</b> with n-type doping are provided at the surface of the topmost semiconductor material region <b>23</b>. At the surface <b>20</b><i>a </i>of the superordinate semiconductor material region <b>20</b>, a material for the control resistance element NTC is formed, by means of which the gate regions G<b>1</b> and G<b>2</b> are respectively electrically contact-connected to the source regions S<b>1</b> and S<b>2</b> without the source regions S<b>1</b> and S<b>2</b> being contact-connected to the gate regions G<b>1</b> and G<b>2</b>, respectively, in a direct manner because said gate regions are isolated by the gate oxide GOX in the surface region <b>20</b><i>a </i>of the superordinate semiconductor material region <b>20</b>. The top side <b>20</b><i>a </i>and the underside <b>20</b><i>b </i>of the arrangement shown in <figref idref="DRAWINGS">FIG. 5</figref> are adjoined by a common source terminal SA in the sense of a source metallization and by a common drain terminal DA in the sense of a drain metallization. The gates are contact-connected to a gate terminal region GA via a common gate series resistor or control region series resistor RG. The embodiment from <figref idref="DRAWINGS">FIG. 5</figref> approximately corresponds to the circuitry arrangement from <figref idref="DRAWINGS">FIG. 3</figref>.

0082<figref idref="DRAWINGS">FIG. 6</figref> likewise shows a lateral cross-sectional view of an arrangement for a semiconductor component according to the invention in the form of a MOSFET transistor. The arrangement essentially corresponds to the arrangement from <figref idref="DRAWINGS">FIG. 5</figref> but with the difference that, in the case of the embodiment of <figref idref="DRAWINGS">FIG. 6</figref>, each of the gate regions G<b>1</b> and G<b>2</b> has an individual gate series resistor RG<b>1</b> and RG<b>2</b>, respectively, for contact-connection to the gate terminal GA.

0000List of Reference Symbols

0000<ul id="ul0003" list-style="none"><li id="ul0003-0001" num="0083"><b>10</b> Integrated semiconductor component according to the invention </li><li id="ul0003-0002" num="0084"><b>20</b> Semiconductor material region, superordinate semiconductor material region </li><li id="ul0003-0003" num="0085"><b>20</b><i>a </i>Top side region, surface region </li><li id="ul0003-0004" num="0086"><b>20</b><i>b </i>Underside region, rear side region </li><li id="ul0003-0005" num="0087"><b>21</b> First, bottommost semiconductor material region, in particular for the drain region </li><li id="ul0003-0006" num="0088"><b>22</b> Second semiconductor material region </li><li id="ul0003-0007" num="0089"><b>23</b> Third semiconductor material region, topmost semiconductor material region, in particular for the body region </li><li id="ul0003-0008" num="0090"><b>100</b> Integrated semiconductor device according to the invention </li><li id="ul0003-0009" num="0091"> A<b>1</b>, A<b>1</b><i>j </i>First terminal/terminal region of the control resistance element NTC </li><li id="ul0003-0010" num="0092"> A<b>2</b>, A<b>2</b><i>j </i>Second terminal/terminal region of the control resistance element NTC </li><li id="ul0003-0011" num="0093"> D, Dj Second input/output region, drain region, drain </li><li id="ul0003-0012" num="0094"> DA, DAj Drain terminal region, drain terminal </li><li id="ul0003-0013" num="0095"> G, Gj Control region, gate region, gate </li><li id="ul0003-0014" num="0096"> GA, GAj Control terminal region, gate terminal region, gate terminal </li><li id="ul0003-0015" num="0097"> j Current through control resistance element NTC </li><li id="ul0003-0016" num="0098"> NTC, NTCj Control resistance element, NTC thermistor </li><li id="ul0003-0017" num="0099"> R, Rj Nonreactive resistance of the control resistance element </li><li id="ul0003-0018" num="0100"> RB Limiting resistor </li><li id="ul0003-0019" num="0101"> RG, RGj Control region series resistor, gate series resistor </li><li id="ul0003-0020" num="0102"> S, Sj Second input/output region, source region, source </li><li id="ul0003-0021" num="0103"> SA, SAj Source terminal region, source terminal </li><li id="ul0003-0022" num="0104"> T, tj individual transistor, elementary transistor, transistor, FET </li><li id="ul0003-0023" num="0105"> V_Gvoltage across control resistance element NTC, gate voltage </li></ul>