US20050192001A1

Controlling processor load in a wireless telecommunications network node

Claim Score by NHIP

Read claim 1, the broadest

Abstract

A wireless telecommunications network node is provided. The node includes a processor configured to handle call traffic and to record measurement data. The processor is also configured to detect processor load and to automatically adjust the rate of recordal of measurements dependent on detected processor load. The adjustments are so as to keep the processor load within predetermined limits.

US20050192001A1, drawing sheet 1
Sheet 1 of 3

Term

Term ended

Projected expiry passed 7 September 2024, 2 years ago.

  1. Priority and filed
  2. Published
  3. Projected expiry
  4. Today

13 claims: 3 independent, 10 dependent

  1. 1
    Broadest claimClaim Score 84, broad(NHIP)A wireless telecommunications network node comprising a processor configured to handle call traffic and to record measurement data, the processor being configured to detect processor load and to automatically adjust the rate of recordal of measurements dependent on detected processor load so as to keep the processor load within predetermined limits.
  2. 12
    A wireless telecommunications network comprising an operations and maintenance centre, a radio network controller, and a plurality of base stations under the control of the radio network controller and configured for wireless telecommunications with mobile user terminals, the radio network controller comprising a processor configured to handle call traffic and to record measurement data, the processor being configured to detect processor load and to automatically adjust the rate of recordal of measurements dependent on detected processor load so as to keep the processor load within predetermined limits.
  3. 13
    A method of controlling processor load in wireless telecommunications network node comprising a processor, the processor handling call traffic and recording the measurement data, the processor detecting processor load and automatically adjusting the rate of recordal of measurement data dependent on detected processor load so as to keep the processor load within predetermined limits.