Organic light emitting diode display having shield electrodes
Claim Score by NHIP
Abstract
An organic light emitting diode (OLED) display includes at least one shield electrode between a cathode layer and an OLED drive circuit. The OLED drive circuit has at least one thin-film transistor (TFT), and the shield electrode is disposed to correspond to the thin-film transistor and closer to the cathode layer, covering an entire region between the source and drain of the thin-film transistor. The shield electrode is either grounded or tied to the gate of the thin-film transistor, to thereby minimize parasitic capacitances in the pixels of the display to enhance the display performance. The presented architecture enables high density drive circuit integration in amorphous silicon or other technologies, yet preserving a high display aperture ratio.

Term
Term ended
Projected expiry passed 21 January 2023, 3.7 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
13 claims: 1 independent, 12 dependent
- 1Broadest claimClaim Score 88, very broad(NHIP)An organic light emitting diode(OLED) display, comprising:a substrate;and a plurality of pixels formed on the substrate and each having a means for reducing parasitic capacitances causing leakage currents therein during operations thereof.
55 paragraphs in 4 sections, as filed
BACKGROUND OF THE INVENTION
[0001] 1. Field of the Invention
[0002] The present invention relates to a display device, and more particularly to an organic light emitting diode display having shield electrodes.
[0003] 2. Description of the Prior Art
[0004] The polymeric or organic light emitting diodes (OLEDS) are electroluminescent(EL) layers that emit light generated by radiative recombination of injected electrons and holes within one or more organic EL layers or an organic EL region thereof.
[0005] The OLED displays employing the OLED have been attracting more attention because of their various advantages including simple structures, fast response times and wide viewing angles.
[0006]FIG. 1A is a top view of a general active matrix OLED(AMOLED) display device. In FIG. 1A, a reference numeral <b>10</b> denotes an OLED display device. The OLED display device <b>10</b> has an OLED display <b>12</b>, a gate multiplexer <b>16</b>, and a driver <b>18</b>. The OLED display <b>12</b> consists of a plurality of pixels <b>14</b> in a matrix array form for displaying images, for example. A reference numeral C denotes a portion of the OLED display <b>12</b> in store for enlargement of pixels
[0007]FIG. 1B is a partially enlarged view of the OLED display of FIG. 1A, taken from the portion C of FIG. 1A. As shown in FIG. 1B, each of the pixels <b>14</b> has an OLED <b>22</b> and a thin-film (TFT) drive circuit <b>24</b>. Address and data lines in FIG. 1B are connected to the gate multiplexer <b>16</b> and the driver <b>18</b>, respectively, as shown in FIG. 1A.
[0008]FIG. 1C is a cross-sectioned view for one pixel, taken along lines A-A′ of FIG. 1B, showing that the OLED <b>22</b> and the TFT drive circuit <b>24</b> are formed on a glass substrate <b>32</b>.
[0009] The substrate <b>32</b> may be transparent or opaque. Thus, the OLED display may be configured to emit light through the substrate <b>32</b> or through the cathode layer. FIG. 1C shows such a pixel emitting light through the substrate <b>32</b>.
[0010] In the OLED <b>22</b>, the anode layer is typically made of a transparent conducting material, while the cathode layer is typically made of a conducting metal with a low work function.
[0011] The anode layer is formed as a transparent bottom electrode, while the cathode layer is formed as a continuous top electrode over the OLED layer.
[0012] In a general AMOLED display, it is important to ensure that the aperture ratio or fill factor, which is defined as the ratio of light emitting display area to the total pixel area, should be high enough to ensure display quality.
[0013] The AMOLED display <b>10</b> in FIG. 1A is based on light emission through an aperture on the glass substrate <b>32</b> where the backplane electronics is integrated. Increasing the on-pixel density of TFT integration for stable drive current reduces the size of the aperture. The same problem happens when pixel sizes are scaled down.
[0014] The solution to having an aperture ratio that is invariant on scaling or on-pixel integration density is to vertically stack the OLED layer on the backplane electronics or the TFT drive circuit, along with a transparent top electrode. FIG. 2 is a cross-sectioned view for a pixel formed with an OLED vertically stacked on the backplane electronics. In FIG. 2, a reference number <b>14</b> denotes the pixel. The pixel <b>14</b> has the OLED <b>31</b> and the backplane electronics <b>24</b> which are vertically stacked on the substrate <b>32</b>. Reference numerals T<b>1</b> and T<b>2</b> denote thin-film transistors respectively. A more description of FIG. 2 can be found, later, when FIG. 3 is described.
[0015] The operations of the AMOLED display device <b>10</b> having the above structure will be described in detail with reference to FIGS. <b>1</b>A-<b>1</b>D.
[0016]FIG. 1D is a view for showing an equivalent circuit of FIG. 1C. A 2-transistor driver circuit realized, for example, in polysilicon technology is illustrated for the equivalent circuit. The equivalent circuit can be applied to the AMLOED display as shown in FIG. 2 using amorphous silicon technology but with variation in TFT type and OLED location.
[0017] When a voltage Vaddress from the gate multiplexer <b>16</b> activates one of the address lines, a thin-film transistor T<b>1</b> is turned on so that a voltage Vdata from the driver <b>18</b> starts charging a capacitor Cs through one of the data lines. At this time, the voltage Vdata also causes a gate capacitance of a driver thin-film transistor T<b>2</b>. Depending on the voltage Vdata on the data line, the capacitor Cs charges up to turn the driver transistor T<b>2</b> on, which then starts conducting to drive the OLED <b>22</b> with an appropriate level of current. When the address line is turned off, the transistor T<b>1</b> is turned off, and a voltage at the gate of the driver transistor T<b>2</b> remains almost the same. Hence, the current through the OLED remains unchanged after the turn-off of the transistor T<b>1</b>. The current of the OLED changes only the next time around when a different voltage is written into the pixel.
[0018] However, the continuous back electrode can give rise to parasitic capacitance causing the leakage current of the transistor T<b>1</b>, whose effects can become significant enough to affect the operation of the driver transistor T<b>2</b> when the continuous back electrode runs over the switching and other thin film transistors. That is, the presence of the continuous back electrode can induce a parasitic channel in thin-film transistors giving rise to high leakage current. The leakage current is the current that flows between the source and drain of the thin-film transistor T<b>1</b> when the gate of the thin-film transistor T<b>1</b> is in its OFF state.
[0019] The leakage current could drain away the charge on the gate of the driver thin-film transistor T<b>2</b> by discharging the capacitance that keeps it continuously in its ON state. Accordingly, it adds to the total power consumption of the display.
SUMMARY OF THE INVENTION
[0020] It is an object of the present invention to provide a polymeric or organic light emitting diode(OLED) display having shield electrodes for minimizing parasitic capacitances to enhance the performance thereof.
[0021] It is another object of the present invention to provide an OLED display having shield electrodes for allowing surface emission through vertical pixel circuitry integration for a high aperture ratio.
[0022] The architecture enables high density drive circuit integration in amorphous silicon or other technologies, yet preserving the high aperture ratio.
[0023] In order to achieve the above objects, an OLED display according to the present invention comprises a substrate, and a plurality of pixels formed on the substrate and each having a unit for reducing parasitic capacitances causing leakage currents therein.
[0024] The parasitic capacitance reducing unit is formed with at least one shield electrode of electric conductor. Further, the pixels each include an OLED layer for emitting light; and a drive circuit for electrically driving the OLED layer, the at least one shield electrode being disposed between the OLED layer and the drive circuit.
[0025] Preferably, the OLED layer includes an anode layer, an electroluminescent layer, and a cathode layer, and the drive circuit has at least one thin-film transistor, the at least one shield electrode being disposed to correspond to the at least one thin-film transistor between the cathode layer and the at least one thin-film transistor. The at least one shield electrode covers an entire region between a source and a drain of the at least one thin-film transistor. Preferably, the at least one shield electrode is disposed closer to the cathode layer.
[0026] The OLED layer and the drive circuit may be vertically stacked over the substrate, the vertically stacked OLED layer and the drive circuit form a top emission, and the drive circuit may be formed in inverted staggered thin-film transistor structures. The at least one shield electrode is formed of Aluminium, Molybdenum, or a standard metallization layer in LCD process in a rectangular shape. The parasitic capacitance reducing unit is electrically grounded or tied to a gate of the at least one thin-film transistor.
[0027] The OLED display with the above structure according to the present invention minimizes parasitic capacitance in the drive circuit and leakage currents in the thin-film transistors by holding the voltage at the gate of the driver thin-film transistor.
[0028] Further, the OLED display according to the present invention allows the OLED layer to be vertically stacked on the backplane electronics, along with a transparent top electrode for the top or surface emission.
BRIEF DESCRIPTION OF THE DRAWINGS
[0029] The above objects and features of the present invention will become more apparent by describing in detail a preferred embodiments thereof with reference to the attached drawings, in which:
[0030]FIG. 1A is a top view of a general active matrix OLED(AMOLED) display with driving units;
[0031]FIG. 1B is a partially enlarged view of the AMOLED display of FIG. 1A;
[0032]FIG. 1C is a cross-sectioned view for one pixel, taken along lines A-A′ of FIG. 1B;
[0033]FIG. 1D is a view for showing an equivalent circuit of FIG. 1C;
[0034]FIG. 2 is a cross-sectioned view for a pixel formed with an OLED vertically stacked on backplane electronics;
[0035]FIG. 3 is a cross-sectioned view for showing a pixel of an AMOLED display with shield electrodes formed over a drive circuit according to an embodiment of the present invention;
[0036]FIG. 4 is a view for showing the pixel of FIG. 3 with parasitic capacitance induced during operation thereof;
[0037]FIG. 5 is a view for showing a first equivalent circuit of FIG. 4; and
[0038]FIG. 6 is a view for showing a second equivalent circuit of FIG. 4.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0039] Hereinafter, descriptions will be made in detail on an organic light emitting diode display according to the embodiments of the present invention with reference to the accompanying drawings. Like reference numerals denotes like constituents throughout the disclosure.
[0040]FIG. 3 is a cross-sectioned view for showing a pixel of an AMOLED display with shield electrodes formed over a drive circuit according to an embodiment of the present invention.
[0041] As stated above, the AMOLED display consists of a matrix array of pixels, but FIG. 3 shows only one pixel for the sake of simplicity in description.
[0042] As shown in FIG. 3, a pixel <b>30</b> includes an OLED layer <b>31</b>, intermediate or shield electrodes SE, a drive circuit <b>34</b>, and a substrate <b>32</b>.
[0043] The OLED <b>31</b> has an anode electrode or an anode layer <b>31</b>A, an EL layer <b>31</b>B, and a cathode layer <b>31</b>C. FIG. 3 shows the top or surface emission pixel. The cathode electrode <b>31</b>C forms a continuous back electrode.
[0044] The drive circuit <b>34</b> consists of two thin-film transistors T<b>1</b> and T<b>2</b>. The drive circuit <b>34</b> may be constructed with more than two thin-film transistors, and the pixel <b>30</b> may be structured with the OLED <b>31</b> vertically stacked over drive circuit <b>34</b> formed on the substrate <b>32</b>. The drive circuit <b>34</b> can be formed with inverted staggered thin-film transistor structures. The a-Si:H and a-SiN:H denotes materials employed for the pixel <b>30</b>. FIG. 3 also shows the pixel <b>30</b> has a dielectric layer between the cathode layer <b>31</b>C and the drive circuit <b>34</b>.
[0045] The TFT transistor T<b>1</b> has a source S<b>1</b>, a drain D<b>1</b>, and a gate G<b>1</b>, and the TFT transistor T<b>2</b> consists of a source S<b>2</b>, a drain D<b>2</b>, and a gate G<b>2</b>. In FIG. 3, the source S<b>2</b> of the thin-film transistor T<b>2</b> is electrically connected to the cathode layer <b>31</b>C.
[0046] The substrate <b>32</b> may be made of glass, plastic, or semiconductor wafer which is known to one skilled in the art.
[0047] The shield electrodes SE are disposed between the OLED <b>31</b> and the drive circuit <b>34</b>. The shield electrodes SE are preferably located closer to the continuous back electrode <b>31</b>C.
[0048] Shield electrodes SE may be formed of Aluminium or Molybdenum, and a standard metallization layer in the LCD process may be formed for the shield electrodes SE.
[0049] The shield electrodes SE are formed, for example, in a rectangular shape, and should cover the entire region between the source and drain of each of the thin-film transistors T<b>1</b> and T<b>2</b>. The shield electrodes SE are electrically either grounded or tied to the gates of the thin-film transistors T<b>1</b> and T<b>2</b>, respectively.
[0050]FIG. 4 is a view for showing the pixel of FIG. 3 with parasitic capacitances Cp<b>1</b> and Cp<b>2</b> induced during operation thereof.
[0051]FIG. 5 is a view for showing a first equivalent circuit of FIG. 4, in which the shield electrodes SE are electrically tied to the gates of the driver TFT transistors T<b>1</b> and T<b>2</b>, respectively.
[0052]FIG. 6 is a view for showing a second equivalent circuit of FIG. 4, in which the shield electrodes SE are electrically grounded.
[0053]FIGS. 4, 5, and <b>6</b> show that, during the operations of the pixel <b>30</b>, the parasitic capacitances Cp<b>1</b> and Cp<b>2</b> are induced between the continuous back electrode <b>31</b>C and the shield electrodes SE.
[0054] The operations of the pixel having the shield electrodes SE as shown in FIGS. 4, 5, and <b>6</b> are still the same as those of FIG. 1D, even though the shield electrodes SE are electrically connected to either ground or the gates of the thin-film transistors respectively. That is, when a voltage Vaddress from the gate multiplexer <b>16</b> activates one of the address lines, a thin-film transistor T<b>1</b> is turned on so that a voltage Vdata from the driver <b>18</b> starts charging a capacitor Cs through one of the data lines. At this time, the voltage Vdata also causes a gate capacitance of a driver thin-film transistor T<b>2</b>. Depending on the voltage Vdata on the data line, the capacitor Cs charges up to turn the driver transistor T<b>2</b> on, which then starts conducting to drive the OLED <b>22</b> with an appropriate level of current. When the address line is turned off, the transistor T<b>1</b> is turned off, and a voltage at the gate of the driver transistor T<b>2</b> remains almost the same. Hence, the current through the OLED remains unchanged after the turn-off of the transistor T<b>1</b>. The current of the OLED changes only the next time around when a different voltage is written into the pixel. At this time, the continuous back electrode can give rise to parasitic capacitance causing the leakage current of the transistor T<b>1</b>. In order to minimize the effect of the parasitic capacitance, the shield electrodes SE are introduced. That is during the above operation the shield electrodes SE shield electric potentials from propagating through to the thin-film transistors T<b>1</b> and T<b>2</b>, hence preventing electric charges from being induced in the undesired regions of the pixel <b>30</b>, and the parasitic capacitances Cp<b>1</b> and Cp<b>2</b> caused by the shield electrodes SE serve to stabilize the OLED operations by holding the voltage at the cathode steady.
[0055] Although the preferred embodiments of the present invention have been described, it will be understood by those skilled in the art that the present invention should not be limited to the described preferred embodiments, but various changes and modifications can be made within the spirit and scope of the present invention as defined by the appended claims.
Contents4
7 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4 Sheet 5 Sheet 6 Sheet 7
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| US10467955B2 | Cited by | United States of America | Applicant |
| US7612368B2 | Cited by | United States of America | Applicant |
| US11025899B2 | Cited by | United States of America | Applicant |
| US2006138403A1 | Cited by | United States of America | Pre-grant |
| US11451763B2 | Cited by | United States of America | Search report |
| US10685627B2 | Cited by | United States of America | Applicant |
| US10424245B2 | Cited by | United States of America | Applicant |
| US10971078B2 | Cited by | United States of America | Applicant |
| US2014078132A1 | Cited by | United States of America | Pre-grant |
| US2006139342A1 | Cited by | United States of America | Pre-grant |
| US9721505B2 | Cited by | United States of America | Applicant |
| US11030955B2 | Cited by | United States of America | Applicant |
| US2012162275A1 | Cited by | United States of America | Pre-grant |
| USRE47257E | Cited by | United States of America | Applicant |
| US10102808B2 | Cited by | United States of America | Applicant |
| US2005140279A1 | Cited by | United States of America | Pre-grant |
| US10453904B2 | Cited by | United States of America | Applicant |
| US10657895B2 | Cited by | United States of America | Applicant |
| US8698707B2 | Cited by | United States of America | Applicant |
| US10244230B2 | Cited by | United States of America | Search report |
| US2021266521A1 | Cited by | United States of America | Search report |
| US10217405B2 | Cited by | United States of America | Applicant |
| US10453397B2 | Cited by | United States of America | Applicant |
| US10089929B2 | Cited by | United States of America | Applicant |
| US10410579B2 | Cited by | United States of America | Applicant |
| US9952698B2 | Cited by | United States of America | Applicant |
| US10013915B2 | Cited by | United States of America | Applicant |
| US9818376B2 | Cited by | United States of America | Applicant |
| US10249237B2 | Cited by | United States of America | Applicant |
| US9633597B2 | Cited by | United States of America | Applicant |
| US10127860B2 | Cited by | United States of America | Applicant |
| US11025895B2 | Cited by | United States of America | Search report |
| US2008231576A1 | Cited by | United States of America | Pre-grant |
| USRE46561E | Cited by | United States of America | Search report |
| US9831462B2 | Cited by | United States of America | Applicant |
| US7803029B2 | Cited by | United States of America | Applicant |
| US10388221B2 | Cited by | United States of America | Applicant |
| US2011242068A1 | Cited by | United States of America | Pre-grant |
| US10256277B2 | Cited by | United States of America | Applicant |
| US11170726B2 | Cited by | United States of America | Applicant |
| US10586491B2 | Cited by | United States of America | Applicant |
| US11030949B2 | Cited by | United States of America | Applicant |
| US8633875B2 | Cited by | United States of America | Applicant |
| US9786222B2 | Cited by | United States of America | Search report |
| US2008062688A1 | Cited by | United States of America | Pre-grant |
| US8922537B2 | Cited by | United States of America | Search report |
| US9818806B2 | Cited by | United States of America | Applicant |
| US8471875B2 | Cited by | United States of America | Search report |
| US10997901B2 | Cited by | United States of America | Applicant |
| US9728135B2 | Cited by | United States of America | Applicant |
| WO2006078898A2 | Cited by | World Intellectual Property Organization (WIPO) | Search report |
| US2007029545A1 | Cited by | United States of America | Pre-grant |
| US7521859B2 | Cited by | United States of America | Search report |
| US9501978B2 | Cited by | United States of America | Applicant |
| US2010039453A1 | Cited by | United States of America | Pre-grant |
| US7948170B2 | Cited by | United States of America | Applicant |
| US9997106B2 | Cited by | United States of America | Applicant |
| US10176752B2 | Cited by | United States of America | Applicant |
| US9697771B2 | Cited by | United States of America | Applicant |
| US2009184898A1 | Cited by | United States of America | Pre-grant |
| US10262587B2 | Cited by | United States of America | Applicant |
| CN102208165A | Cited by | China | Search report |
| US8717259B2 | Cited by | United States of America | Search report |
| US7514719B2 | Cited by | United States of America | Applicant |
| US10367034B2 | Cited by | United States of America | Applicant |
| US10242619B2 | Cited by | United States of America | Applicant |
| WO2006078898A3 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| US10079269B2 | Cited by | United States of America | Applicant |
| US2007080417A1 | Cited by | United States of America | Pre-grant |
| US10714018B2 | Cited by | United States of America | Applicant |
| US7830084B2 | Cited by | United States of America | Search report |
| US9842889B2 | Cited by | United States of America | Applicant |
| US9934725B2 | Cited by | United States of America | Applicant |
| US9898979B2 | Cited by | United States of America | Applicant |
| US10290284B2 | Cited by | United States of America | Applicant |
| US9805653B2 | Cited by | United States of America | Applicant |
| US2007075638A1 | Cited by | United States of America | Pre-grant |
| US10204540B2 | Cited by | United States of America | Applicant |
| US10515585B2 | Cited by | United States of America | Applicant |
| US9824632B2 | Cited by | United States of America | Applicant |
| US2016042694A1 | Cited by | United States of America | Pre-grant |
| US10163996B2 | Cited by | United States of America | Applicant |
| USRE49389E | Cited by | United States of America | Search report |
| US10373554B2 | Cited by | United States of America | Applicant |
| US9978310B2 | Cited by | United States of America | Applicant |
| US10134325B2 | Cited by | United States of America | Applicant |
| US10593263B2 | Cited by | United States of America | Applicant |
| US9001011B2 | Cited by | United States of America | Applicant |
| US10536688B2 | Cited by | United States of America | Applicant |
| US10089924B2 | Cited by | United States of America | Applicant |
| US10031629B2 | Cited by | United States of America | Search report |
| US9251748B2 | Cited by | United States of America | Applicant |
| US9741292B2 | Cited by | United States of America | Applicant |
| US10134335B2 | Cited by | United States of America | Applicant |
| WO2017180464A1 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| TWI402801B | Cited by | Taiwan Province of China | Examiner |
| US2006139275A1 | Cited by | United States of America | Pre-grant |
| US9606607B2 | Cited by | United States of America | Applicant |
| US10446086B2 | Cited by | United States of America | Applicant |
| US10726761B2 | Cited by | United States of America | Applicant |
10 members in 5 offices
Priority claims9
| Document | Office | Kind | Date |
|---|---|---|---|
| 26889901 | United States of America | P | |
| 26889901 | United States of America | P | |
| 0200180 | Canada | W | |
| 0200180 | Canada | W | |
| 46832004 | United States of America | A | |
| PCTCA0200180 | – | – | – |
| US20010268899P | – | – | – |
| US20040468320 | – | – | – |
| WO2002CA00180 | – | – | – |
Members10
| Document | Office | Kind | |
|---|---|---|---|
| CA2438581A1 | Canada | A1 | |
| WO02067328A2 | World Intellectual Property Organization (WIPO) | A2 | |
| WO02067328A3 | World Intellectual Property Organization (WIPO) | A3 | |
| EP1362374A2 | European Patent Office (EPO) | A2 | |
| US2004130516A1 | United States of America | A1 | |
| JP2004531752A | Japan | A | |
| CA2438581C | Canada | C | |
| US7248236B2 | United States of America | B2 | |
| JP4392165B2 | Japan | B2 | |
| EP1362374B1 | European Patent Office (EPO) | B1 |
43 transactions on the USPTO file
Allowed after 1 non-final rejection.
- Non-final rejections
- 1
- Final rejections
- 0
- RCEs
- 0
- Appeals
- 0
Over time
Point at a mark for the transactionTransactions
| Event | Code | |
|---|---|---|
| Entity status set to undiscounted (initial default setting or status change)BIG. | BIG. | |
| Change in Power of Attorney (May Include Associate POA)PA.. | PA.. | |
| Correspondence Address ChangeC.AD | C.AD | |
| Recordation of Patent Grant MailedPGM/ | PGM/ | |
| Patent Issue Date Used in PTA CalculationAllowedPTAC | PTAC | |
| Issue Notification MailedAllowedWPIR | WPIR | |
| Dispatch to FDCD1935 | D1935 | |
| Application Is Considered Ready for IssuePILS | PILS | |
| Issue Fee Payment VerifiedN084 | N084 | |
| Issue Fee Payment ReceivedIFEE | IFEE | |
| Mail Notice of AllowanceAllowedMN/=. | MN/=. | |
| Mail Notification of Terminal Disclaimer - AcceptedMN574 | MN574 | |
| Mail Examiner's AmendmentMEX.A | MEX.A | |
| Notice of Allowance Data Verification CompletedAllowedN/=. | N/=. | |
| Examiner's Amendment CommunicationEX.A | EX.A | |
| Paralegal or electronic terminal disclaimer approvedP574 | P574 | |
| Notification of Terminal Disclaimer - AcceptedN574 | N574 | |
| Date Forwarded to ExaminerFWDX | FWDX | |
| Terminal Disclaimer FiledDIST | DIST | |
| Response after Non-Final ActionA... | A... | |
| Request for Extension of Time - GrantedXT/G | XT/G | |
| Mail Non-Final RejectionNon-final rejectionMCTNF | MCTNF | |
| Non-Final RejectionNon-final rejectionCTNF | CTNF | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| IFW TSS Processing by Tech Center CompleteTSSCOMP | TSSCOMP | |
| Case Docketed to Examiner in GAUDOCK | DOCK | |
| Cleared by OIPE CSRL194 | L194 | |
| Information Disclosure Statement consideredIDSC | IDSC | |
| Information Disclosure Statement (IDS) FiledM844 | M844 | |
| Information Disclosure Statement (IDS) FiledWIDS | WIDS | |
| Application Dispatched from OIPEOIPE | OIPE | |
| Notice of DO/EO Acceptance MailedM903 | M903 | |
| 371 Completion Date371COMP | 371COMP | |
| Additional Application Filing FeesADDFLFEE | ADDFLFEE | |
| A statement by one or more inventors satisfying the requirement under 35 USC 115, Oath of the ApplicOATHDECL | OATHDECL | |
| Notice of DO/EO Missing Requirements MailedM905 | M905 | |
| Initial Exam Team nnIEXX | IEXX |
7 legal events, as the office reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | |
|---|---|---|
| Maintenance fee paymentMAFP | MAFP | |
| Fee payment procedureENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.)FEPP | FEPP | |
| Fee paymentFPAY | FPAY | |
| Fee paymentFPAY | FPAY | |
| Information on status: patent grantGrantedPATENTED CASESTCF | STCF | |
| Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP | FEPP | |
| AssignmentAS | AS |
Numbers
- Publication, DOCDB
- 2004130516
- Publication, EPODOC
- US2004130516
- Application
- 10468320
- Application, DOCDB
- 46832004
- Application, EPODOC
- US20040468320
Titles
- English
- Organic light emitting diode display having shield electrodes
Classification
- CPC, 6
- H01L27/3272
- H01L27/12
- H10K59/126
- H01L27/124
- H01L2251/5315
- H10K2102/3026
- IPC, 8
- H01L51 50
- G09F9 30
- H01L21 336
- H01L21 77
- H01L27 12
- H01L27 15
- H01L27 32
- H01L29 786
- USPC, 3
- 345082000
- 257E27111
- 345076000