US20030198078A1

Sensing method and apparatus for resistance memory device

Claim Score by NHIP

Abstract

An MRAM memory integrated circuit is disclosed. Resistance, and hence logic state, is determined by discharging a first charged capacitor through an unknown cell resistive element to be sensed at a fixed voltage, and a pair of reference capacitors. The rate at which the parallel combination of capacitors discharge is between the discharge rate associated with a binary '1' and '0' value, and thus offers a reference for comparison.

US20030198078A1, drawing sheet 1 — Sheet 1 of 8

Term

Term ended

Projected expiry passed 28 August 2021, 5.1 years ago.

35 claims: 7 independent, 28 dependent

1
A resistance memory device, comprising:a memory array comprising a plurality of row lines, a plurality of column lines, and a plurality of resistive elements, each resistive element connected to a row line and a column line, said resistive elements having one of a first resistance value which represents a first logical state and a second resistance value which represents a second logical state;a sensing circuit for sensing the resistance value of a selected resistance element, said sensing circuit comprising: a first capacitor and at least one second capacitor;a charging circuit for charging said capacitors to a predetermined voltage value;a reference resistance element;a first discharge circuit for discharging said first capacitor through said selected resistive element and a second discharge circuit for discharging said at least one second capacitors through said reference resistance element;and a comparison circuit for comparing a discharge characteristic of said first capacitor with a discharge characteristic of said at least one second capacitor.
9
An MRAM memory device, comprising:a memory array comprising a plurality of row lines, a plurality of column lines, and a plurality of resistive elements, each resistive element connected to a row line and a column line, said resistive elements having one of a first resistance value which represents a first logical state and a second resistance value which represents a second logical state;a sensing circuit for sensing the resistance value of a selected resistance element, said sensing circuit comprising: a first capacitor and at least one second capacitor;a charging circuit for charging said capacitors to a predetermined voltage value;a reference resistance element;a first discharge circuit for discharging said first capacitor through said selected resistive element and a second discharge circuit for discharging said at least one second capacitors through said reference resistance element;and a comparison circuit for comparing a discharge characteristic of said first capacitor with a discharge characteristic of said at least one second capacitor.
16
A method of reading a resistance array, comprising a plurality of column lines, a plurality of row lines, and plurality of resistance elements each connected to a column and row line:grounding a selected row of said arrays which contain resistance elements to be read;holding all other rows of said array at a specific voltage;pre-setting the resistance of a first resistance element connected to said grounded row and associated with a first reference column line to hold a binary ‘1’ resistance value;pre-setting the resistance of a second resistance element connected to said grounded row and associated with a second reference column line to hold a binary ‘0’ resistance value;charging a first capacitor associated with a column line of said selected resistance element to a first voltage value;charging first and second reference capacitors respectively associated with said first and second reference resistance elements to said first voltage value;discharging said first capacitor through said selected resistance element while discharging said first and second reference capacitors respectively through said first and second resistance elements;comparing the discharge voltage of said first capacitor with a discharge voltage formed by the discharge rates of said first and second reference capacitors;determining the binary value held within said selected resistance element as a result of said comparison.
17
A method of reading a resistance array, comprising a plurality of column lines, a plurality of row lines, and plurality of resistance elements each connected to a column and row line:grounding a selected row of said arrays which contain resistance elements to be read;holding all other rows of said array at a specific voltage;pre-setting the resistance of a reference resistance element connected to said grounded row and associated with a first reference column line to reside directly between a binary ‘1’ and a binary ‘0’ resistance value;charging a first capacitor associated with a column line of said selected resistance element to a first voltage value;charging a first reference capacitor associated with said reference resistance element to said first voltage value;discharging said first capacitor through said selected resistance element while discharging said first reference capacitor through said reference resistance element;comparing the discharge voltage of said first capacitor with a discharge voltage formed by the discharge rates of said first reference capacitor;determining the binary value held within said selected resistance element as a result of said comparison.
22
An processor circuit, comprising:a CPU;an resistive memory circuit, further comprising: a memory array comprising a plurality of row lines, a plurality of column lines, and a plurality of resistive elements, each resistive element connected to a row line and a column line, said resistive elements having one of a first resistance value which represents a first logical state and a second resistance value which represents a second logical state;a sensing circuit for sensing the resistance value of a selected resistance element, said sensing circuit comprising: a first capacitor and at least one second capacitor;a charging circuit for charging said capacitors to a predetermined voltage value;a reference resistance element;a first discharge circuit for discharging said first capacitor through said selected resistive element and a second discharge circuit for discharging said at least one second capacitors through said reference resistance element;and a comparison circuit for comparing a discharge characteristic of said first capacitor with a discharge characteristic of said at least one second capacitor.
24
Broadest claimClaim Score 96, very broad(NHIP)The processor circuit as in claims 22 or 23 wherein said comparison circuit compares the voltage levels of said first and at least one second capacitor during the discharging of said capacitors.
29
An processor circuit, comprising:a CPU;an MRAM memory circuit, further comprising: a memory array comprising a plurality of row lines, a plurality of column lines, and a plurality of resistive elements, each resistive element connected to a row line and a column line, said resistive elements having one of a first resistance value which represents a first logical state and a second resistance value which represents a second logical state;a sensing circuit for sensing the resistance value of a selected resistance element, said sensing circuit comprising: a first capacitor and at least one second capacitor;a charging circuit for charging said capacitors to a predetermined voltage value;a reference resistance element;a first discharge circuit for discharging said first capacitor through said selected resistive element and a second discharge circuit for discharging said at least one second capacitors through said reference resistance element;and a comparison circuit for comparing a discharge characteristic of said first capacitor with a discharge characteristic of said at least one second capacitor.

Independent claims7

27 paragraphs in 5 sections, as filed

FIELD OF THE INVENTION

[0001] The present invention relates to the field of resistor-based memory circuits. More particularly, it relates to a method for precisely sensing the resistance value of a resistor-based memory cell, for example, a Magnetic Random Access Memory (MRAM) magnetic memory cell.

BACKGROUND OF THE INVENTION

[0002] A resistor-based memory such as a magnetic random access memory (MRAM) typically includes an array of resistor-based magnetic memory cells. The logic state of such a magnetic memory cell is indicated by its resistance. One resistance value, e.g., the higher value, may be used to signify a logic high while another resistance value, e.g., the lower value, may be used to signify a logic low. The value stored in each memory cell can be determined by measuring the resistance value of the cell to determine whether the cell corresponds to a logic high or low. Such direct measurements are often difficult to simply and easily implement and require a number of comparators which increases the cost and size of the memory circuit. A simplified, more reliable method of sensing the resistance value of a resistor-based memory cell is desired.

SUMMARY OF THE INVENTION

[0003] The present invention provides a simple and reliable method and apparatus for sensing the logic state of a resistor-based memory cell. Resistance is measured by first charging a first capacitor to a predetermined voltage, discharging the first capacitor through a resistance to be measured while discharging a second capacitor through an associated reference resistance of known value and comparing the discharge characteristics e.g. the discharge voltage of two capacitors to determine a value of resistance to be measured relative to the reference resistance.

[0004] In one exemplary embodiment, a pair of second capacitors are used, each discharging through an associated reference resistance, one having a value corresponding to one possible resistance value of the resistance to be measured and the other having a value corresponding to another possible resistance value of the resistance to be measured. The combined discharge characteristics of the pair of second capacitors, e.g. an average of the discharge capacitor voltage, is compared with the discharge characteristics e.g. the discharge voltage of the first capacitor to determine a value of the resistance to be measured relative to an average value of the two reference resistances.

BRIEF DESCRIPTION OF THE DRAWINGS

0005[0005] The foregoing and other features and advantages of the invention will become more apparent from the detailed description of the exemplary embodiments of the invention given below with reference to the accompanying drawings in which:

0006[0006]FIG. 1 shows the invention employed in an exemplary MRAM device;

0007[0007]FIG. 2 shows a schematic diagram of one aspect of the invention;

0008[0008]FIG. 3 shows a schematic diagram of an additional aspect of the invention;

0009[0009]FIG. 4 shows the discharge rate characteristics of capacitors employed in the invention;

0010[0010]FIG. 5 shows a schematic diagram of an additional aspect of the invention;

0011[0011]FIG. 6 shows a schematic diagram of an additional aspect of the invention; and

0012[0012]FIG. 7 shows the invention utilized in a computer system.

DETAILED DESCRIPTION OF THE INVENTION

0013[0013] A portion of a MRAM array 100 with which the present invention may be used is shown in FIG. 1. The logical state of an MRAM memory element e.g. 204 is represented by the resistance of that element. In the present invention, resistance is determined by holding a voltage constant across a cell's resistive element and comparing a voltage produced by the current that flows through that resistive element with a voltage produced by the current flow through a known reference resistance. To read the binary state of a memory cell element, the absolute magnitude of resistance need not be known; only whether the resistance is above or below a value that is intermediate to the logic high and logic low values. Accordingly, to provide a reference current flow for comparison purposes the resistive elements within rightmost column 108 of array 100 are preprogrammed to hold all ‘0’ values, while those within column 110 immediately to its left are preprogrammed to hold all ‘1’ values. The current flowing through these two columns when a particular row line of the array 100 is selected by grounding a rowline, e.g. rowline 120, will heretofore be designated as I0 and I1 as shown in FIG. 1.

0014[0014] During the reading process, all column and row lines are driven with the same array voltage VA, except for the one row line, e.g. 120 that is desired to be read. That row line 120 is driven to ground. When row 120 is grounded, a resistive element of a selected column, e.g. column 109, can be read by a sensing circuit 300 described below As shown in FIG. 1, both ends of all resistive elements not being measured are maintained at the same potential, VA. Thus, unwanted current flow through these resistive elements due to “sneak” resistance is negligible. A current Isense flows through the grounded resistive element of a selected column within the row 120 for allowing measurement of the resistance by the sensing circuit 300 (not shown in FIG. 1).

0015[0015]FIG. 2 shows a circuit 200 for regulating current through and voltage across a resistive element 204 being measured. An operational amplifier 220 has one terminal 222 connected to VA, while the other terminal 224 is connected to the column line 109 for the resistance element 204 which is being sensed. The gate 242 of NMOS transistor 240 is connected to the output of operational amplifier 220. The source 246 of transistor 240 is connected to one terminal of the resistive element 204 being read, while the other terminal of resistive element 204 is driven to ground by the grounding of wordline 120 described earlier. Operational amplifier 220 and transistor 240 act in concert to keep one terminal of resistive element 204 stably at VA despite the fact that the other terminal is grounded. In this way, Isense can flow through transistor 240 and resistive element 204, while current lost through sneak resistor 225 is minimized.

0016[0016] To sense the amount of resistance of resistance element 204, the current flow through resistance element 204 must be determined, since the voltage across resistance element 204 is held constant at VA. FIG. 3 shows how the current regulating circuit 200 combined with a voltage comparator 304, and a reference voltage generating circuit 115 to provide a method and apparatus for determining current flow through sensed resistance element 204. As shown in FIG. 3, the active wordline 120 is also connected to reference resistance elements R0 and R1 associated with column lines 108 and 110, which are pre-set to ‘0’ and ‘1’ resistance values respectively. Each column line of array 110 which has resistance elements which may be written to or read has its own sensing circuit and comparator which are active when the column is addressed to select with the grounded rowline, which resistive memory element within a given row is being read. Thus, connection line 320 shows how the reference voltage generating circuit 115 is connected to other columns of array 100. As noted, each column line (e.g. 109 shown in FIG. 3.) has a voltage having a reference input 113 and sensed voltage input 116.

0017[0017] The reference voltage generating circuit 115 includes a first 202 and second 204 regulating circuit each associated with a respective reference resistance element 108, 110. These regulating circuits respectively hold the voltage across reference resistors elements 108 and 110 at VA in the manner described above with reference to FIG. 2. The resistance elements R0, R1 have respective known resistance values corresponding to one of the logic states of a memory element and the other corresponding to the other possible logic state. The reference voltage generating circuit 115 also includes capacitors C1 and C0 respectively associated with the reference resistance elements R0 and R1. Each of the capacitors C1 and C0 has one lower terminal grounded and the other upper terminal connectable to a common voltage line 132 through a respective switch element 134, 136. The switch elements 134, 136 are configured to connect the upper terminals of the capacitors C1, C0 to either a source of voltage VA or to the common voltage line 132. The common voltage line 132 is connected to the reference voltage input 113 of comparator 304.

0018[0018] As noted, the comparator 304 also has a voltage input 116. This is connected through another switch element 206 to an upper terminal of a sensing capacitor Csense, the lower terminal of which is grounded. Switch element 206 is adapted to connect the upper terminal of comparator Csense to either a source of voltage VA or to the input 116 of comparator 304. The input 116 is also connected to the upper (drain) terminal of transistor 240 which has it source terminal connected to the resistance element 204, the resistance of which is to be measured.

0019[0019] All of the switch elements 134, 136 and 206 switch together to either connect the upper terminals of capacitors Csense, C1, an C0 to the voltage VA, or to connect the upper terminal of capacitor Csense to input 116 and the upper terminals of capacitors C1 and C0 to common voltage line 132. When the switch elements are in the latter condition the capacitors Csense, C1, and C0 are connected in a way which provides the current flows I0, I1 and Isense through respective resistance elements R0, R1 and 204.

0020[0020] The circuit of FIG. 3 operates as follows. Capacitors Csense, C1, and C0 are first fully charged to VA by switch elements 134, 136206 simultaneously connecting their upper terminals to a VA voltage source. After the capacitors Csense, C1, and C0 are charged the switch elements 134, 136, and 206 are simultaneously operated to connect the upper terminal of capacitor Csense to input 116 and the upper terminal of capacitors C0 and C1 to the common voltage line 132. As a result all three capacitors begin discharging in unison in the direction symbolized by current flow arrows Isense, I1 and 10. The rate at which the capacitors C1 and C0 discharge is determined by the resistance of the path through which they discharge.

0021[0021] The capacitor Csense will also discharge through resistance element 204 and the decaying voltage on capacitor 204 is applied to sense voltage input 116 of comparator 304. The discharge of both capacitors simultaneously will provide a reference voltage on voltage line 132 which is the average voltage instantaneously on capacitors C1, C0. Thus, as capacitors C1 and C0 discharge, this average voltage will decay. This average voltage is applied to the reference voltage input of comparator 304. The capacitor Csense will discharge significantly faster if resistance element 204 has a resistance representing a ‘0’ value (e.g. 950 KΩ) than a resistance representing a ‘1’ value (e.g. 1 MΩ). Consequently, the voltage on Csense will discharge either more slowly or more quickly than the average voltage discharge of C1 and C0, hereafter noted as Vav. The combined average voltage across capacitors C1 and C0 as seen by comparator 304 decays with time as shown by Vav in FIG. 4. Vav falls between the decaying voltage on capacitor Csense when a logical ‘1’ and a ‘0’ resistance is set in resistance element 204. Because the resistive memory element 204 being sensed will either store a 1 or a 0, its discharge voltage Vsense will (intentionally) never be equal to Vav, instead Vsense will always be measurably higher or lower than Vav. Accordingly, the difference between the sensed and reference discharge voltages (Vsense and Vav) will be compared by the comparator 304 at sense time tsense, which will provide an electrical ‘1’ or ‘0’ output representing the stored logic value of resistance element 204.

0022[0022] Thus, determining whether a resistive memory element holds a ‘1’ or a ‘0’ does not require quantitatively measuring Vsense, instead, it is only necessary to compare Vsense with Vav using a comparator 304. A circuit for comparing Vsense to Vav can be achieved with less components than a circuit for quantitatively measuring Vsense. The frequency with which the voltages Vsense and Vav can be compared is limited only by the capacitance values of C0, C1, and Csense which must also produce an integrating effect across their respective resistance elements.

0023[0023]FIG. 5 shows an alternative embodiment in which only a single capacitor Cav is used in the reference voltage across 115a. In such an embodiment, the desired Vav could be obtained by discharging capacitor Cav across a single resistor Rmedian of known value which lies between resistance values corresponding to a logical ‘0’ and ‘1’ value. For example, if 950 KΩ corresponds to a typical MRAM resistance for a binary ‘0’, and 1 MΩ corresponds to the typical MRAM resistance for a binary ‘1’, then a median resistance value is set for example at 975 KΩ. By discharging capacitor Cav across such a median resistance, a value for Vav for comparison with Vsense can be provided. In this embodiment, the Rmedian resistance can be provided by using a single column, e.g. 108, of reference resistance elements in array 100 having this value, or dispensing with reference resistance element in the array in favor of an out-of array reference resistance element which has the Rmedian value.

0024[0024]FIG. 6 illustrates how the current regulating circuit 200 and sensing circuit 300 of the invention are arranged with a memory array 100. In FIG. 6, the columns which connect with storage resistive elements are labeled 107, 109, while the reference columns remain shown in 108, 110.

0025[0025] The sensing circuit 300 of the present invention compares two discharge voltages Vsense and Vav and immediately makes a determination which logical value to output on bit-out line 330. Thus, a method and apparatus for quickly measuring MRAM values while minimizing the number of necessary components is achieved.

0026[0026]FIG. 7 is a block diagram of a processor-based system 350 utilizing a MRAM array 100 constructed in accordance with one of the embodiments of the present invention. The processor-based system 350 may be a computer system, a process control system or any other system employing a processor and associated memory. The system 350 includes a central processing unit (CPU) 352, e.g., a microprocessor, that communicates with the MRAM array 100 and an I/O device 354 over a bus 356. It must be noted that the bus 356 may be a series of buses and bridges commonly used in a processor-based system, but for convenience purposes only, the bus 356 has been illustrated as a single bus. A second I/O device 306 is illustrated, but is not necessary to practice the invention. The processor-based system 350 also includes read-only memory (ROM) 360 and may include peripheral devices such as a floppy disk drive 362 and a compact disk (CD) ROM drive 364 that also communicates with the CPU 352 over the bus 356 as is well known in the art.

0027[0027] While the invention has been described and illustrated with reference to specific exemplary embodiments, it should be understood that many modifications and substitutions can be made without departing from the spirit and scope of the invention. Accordingly, the invention is not to be considered as limited by the foregoing description but is only limited by the scope of the appended claims.

Contents5

Every citation, both ways

Citations
Document	Relation	Office	Cited during
US7599209B2	Cited by	United States of America	Search report
US7768868B2	Cited by	United States of America	Applicant
US8582375B2	Cited by	United States of America	Applicant
US2008313525A1	Cited by	United States of America	Pre-grant
US8042012B2	Cited by	United States of America	Applicant
US2008310244A1	Cited by	United States of America	Pre-grant
US2007171698A1	Cited by	United States of America	Pre-grant
US9070469B2	Cited by	United States of America	Applicant
US8879327B2	Cited by	United States of America	Applicant
US8194477B2	Cited by	United States of America	Applicant
US2011085375A1	Cited by	United States of America	Pre-grant
TWI493564B	Cited by	Taiwan Province of China	Examiner
US8854899B2	Cited by	United States of America	Applicant
US2011063930A1	Cited by	United States of America	Pre-grant
US8830105B2	Cited by	United States of America	Applicant
US8743640B2	Cited by	United States of America	Applicant
US7538702B2	Cited by	United States of America	Applicant
US2008309530A1	Cited by	United States of America	Pre-grant
US9734894B2	Cited by	United States of America	Applicant
US9449664B2	Cited by	United States of America	Applicant
US2008310228A1	Cited by	United States of America	Pre-grant
US2009212984A1	Cited by	United States of America	Pre-grant
US10658018B2	Cited by	United States of America	Applicant
US2011051511A1	Cited by	United States of America	Pre-grant
US2009323408A1	Cited by	United States of America	Pre-grant
US7667632B2	Cited by	United States of America	Applicant
US2008309534A1	Cited by	United States of America	Pre-grant
US2008313510A1	Cited by	United States of America	Pre-grant
US2011035637A1	Cited by	United States of America	Pre-grant
US8117520B2	Cited by	United States of America	Applicant
US10366744B2	Cited by	United States of America	Applicant
US10127954B2	Cited by	United States of America	Applicant
US8378716B2	Cited by	United States of America	Search report
US7733262B2	Cited by	United States of America	Applicant
US2010123610A1	Cited by	United States of America	Pre-grant
US2011013465A1	Cited by	United States of America	Pre-grant
US9135962B2	Cited by	United States of America	Applicant
US9299405B2	Cited by	United States of America	Applicant
US2008310221A1	Cited by	United States of America	Pre-grant
US8102295B2	Cited by	United States of America	Applicant
US8089387B2	Cited by	United States of America	Applicant
US2008310245A1	Cited by	United States of America	Pre-grant
US9336084B2	Cited by	United States of America	Applicant
US7839703B2	Cited by	United States of America	Applicant
US8098180B2	Cited by	United States of America	Applicant
US8675413B2	Cited by	United States of America	Applicant
US7864609B2	Cited by	United States of America	Applicant
US9641193B2	Cited by	United States of America	Applicant
US7818638B2	Cited by	United States of America	Applicant
US2008309540A1	Cited by	United States of America	Pre-grant
US10403339B2	Cited by	United States of America	Applicant
US7817073B2	Cited by	United States of America	Applicant
US2008310236A1	Cited by	United States of America	Pre-grant
US8754795B2	Cited by	United States of America	Applicant
US7830729B2	Cited by	United States of America	Applicant
US8068367B2	Cited by	United States of America	Applicant
US7961538B2	Cited by	United States of America	Applicant
US7969783B2	Cited by	United States of America	Applicant
US6462982B1	Cites	United States of America	Pre-grant
US6597598B1	Cites	United States of America	Pre-grant

6 members in 1 office

This recordMember, by publication datePriority claim

Priority claims5

Priority claims
Document	Office	Kind	Date
93965501	United States of America	A	2001-08-28
42284903	United States of America	A	2003-04-25
09939655	–	–	–
US20010939655	–	–	–
US20030422849	–	–	–

Members6

Family members, oldest first
Document	Office	Kind
US2003043616A1	United States of America	A1	2003-03-06
US6577525B2	United States of America	B2	2003-06-10
US2003198078A1	United States of America	A1	2003-10-23
US6741490B2	United States of America	B2	2004-05-25
US2004190327A1	United States of America	A1	2004-09-30
US6859383B2	United States of America	B2	2005-02-22

17 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2019-11-12	AssignmentAS	AS
2019-11-12	AssignmentAS	AS
2019-10-09	AssignmentAS	AS
2018-08-23	AssignmentAS	AS
2018-07-13	AssignmentAS	AS
2018-07-13	AssignmentAS	AS
2017-06-08	AssignmentAS	AS
2017-06-08	AssignmentAS	AS
2016-06-02	AssignmentAS	AS
2016-06-02	AssignmentAS	AS
2016-05-12	AssignmentAS	AS
2016-05-12	AssignmentAS	AS
2015-11-11	Fee paymentFPAY	FPAY
2011-09-19	Fee paymentFPAY	FPAY
2007-12-04	Fee payment procedurePAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITYFEPP	FEPP
2007-09-20	Fee paymentFPAY	FPAY
2004-05-06	Information on status: patent grantGrantedPATENTED CASESTCF	STCF