Method of decoding video signals being encoded by suppression of clocking pulses and versatile video signal decoder

A microprocessor based decoder module for television video signals which have been encoded by suppressing sync pulses and/or inverting picture video. The decoder module generates sync restoration gates and/or video inversion gates developed from timing signals present in the VBI of the encoded video signal. The VBI timing signals may be either sync pulses which are not suppressed during the VBI, or special timing signals inserted at the video encoder. The microprocessor, in the decoder module, may contain externally selectable program segments where each segment will allow decoding of a different variety of video encoding.