System and method for adjusting amplifier bias using envelope tracking

SYSTEM AND METHOD FOR ADJUSTING AMPLIFIER BIAS USING ENVELOPE TRACKING

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority to International Patent Application No. filed February 9, 2022 and U.S. Patent Application No. 17/735,358 filed May 3, 2022, which is a continuation-in-part of U.S. Patent Application Serial No. 17/668,298, entitled SYSTEM AND METHOD FOR ADJUSTING AMPLIFIER BIAS CURRENT BASED ON INPUT SIGNAL ENVELOPE TRACKING, filed on February 9, 2022, which claims priority to and the benefit of U.S. Provisional Patent Application No. 63/147,668, entitled SYSTEM AND METHOD FOR ADJUSTING AMPLIFIER BIAS CURRENT BASED ON INPUT SIGNAL ENVELOPE TRACKING, filed on February 9, 2021, the disclosure of which is incorporated herein by reference in its entirety for all purposes. This application is related to U.S. Patent Application Serial No. 17/486,297, entitled AMPLIFIER LINEARIZATION USING MAGNETICALLY COUPLED FEEDBACK, filed September 27, 2021, to U.S. Patent Application Serial No. 17/486,417, entitled METHOD OF IMPROVING LINEARITY OF AMPLIFIER CIRCUIT INCLUDING MAGNETICALLY COUPLED FEEDBACK LOOP BY INCREASING DC BIAS CURRENT WITHOUT IMPACTING AMPLIFIER GAIN, filed September 27, 2021, to U.S. Patent Application Serial No. 17/486,339, entitled AMPLIFIER LINEARIZATION USING MAGNETICALLY COUPLED FEEDBACK, filed September 27, 2021, to U.S. Patent Application Serial No. 17/486,367, entitled DIFFERENTIAL AMPLIFIER INCLUDING DUAL MAGNETICALLY COUPLED FEEDBACK LOOPS, filed September 27, 2021, and to U.S. Patent Application Serial No. 17/486,386, entitled AMPLIFIER INCLUDING MAGNETIC ALLY COUPLED FEEDBACK LOOP AND STACKED INPUT AND OUTPUT STAGES ADAPTED FOR DC CURRENT REUSE, filed September 27, 2021, the disclosures of which are incorporated herein by reference in their entirety for all purposes.

FIELD

[0002] The present disclosure generally relates to designs and techniques of power amplifiers for radio frequency operations.

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281

BACKGROUND

[0003] A power amplifier (PA) for radio frequency (RF) operations is designed to amplify the low input power of the RF signal to produce an RF output at higher power levels by converting DC power from a DC power supply into RF energy. A PA in a typical transmitter system is biased with a high DC voltage, thereby dissipating heat generated during operation. Design considerations of PAs thus involve a scheme to achieve adequate levels of efficiencies to minimize DC power consumption and to reduce heat dissipation.

[0004] In state-of-the-art wireless communication technologies, various wireless standards targeting high communication throughput utilize complex modulation schemes by manipulating amplitude and/or phase components to generate RF signals. Examples of such modulation schemes include quadrature amplitude modulation (QAM) and quadrature phase shift keying (QPSK). Such modulations may impose stringent linearity requirements on PAs in the system. Linearity in a PA is simply exhibited in a plot of output power as a function of input power, with the slope of the line equal to the gain of the PA. Linearity is especially critical for systems transmitting large-swing carrier signals with QAM or QPSK. For example, QAM for orthogonal frequency divisional multiple access (OFDMA) or code division multiple access (CDMA) generates RF signals that have a high peak-to-average power ratio (PAPR). In such high PAPR scenarios, the PA in the transmit chain often needs to be set to output the power that is lower than its peak output power until the linearity requirements are just met. This operation is referred to as “power back-off.” Without power back-off, the output RF signal undergoes a distortion at high output PAPR points. The signal waveform can be restored by a power back-off operation that lowers the peak output power level; as a result, the overall efficiency is significantly reduced especially when the PA is designed to achieve its maximum efficiency at its maximum power level. Therefore, it is difficult to achieve both linearity and good efficiency simultaneously.

[0005] In RF PA technologies, power added efficiency (PAE) is defined as the ratio of the difference between the output and input power to the total DC power consumed, whereas efficiency is defined as the ratio of the output power to the input DC power. In a conventional transmitter system, a constant DC power is supplied to keep the predetermined power level, wasting excess energy when the signal swings down to lower power levels. An example of a publicly-known technique to improve efficiency is envelope tracking (ET), in which the power supply voltage applied to an RF PA is continuously adjusted to deliver the DC power needed at each time instant by tracking the envelope of the input signal. Envelope

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 information is derived from the IQ modem and is passed to an envelope tracking power supply to provide the required voltage.

[0006] As for linearity considerations, various PA linearization techniques have been devised, typically involving comparing the amplitude and/or phase of the RF signal envelope at the output with those at the input to make appropriate corrections through a feedback loop. Examples of conventional linearization techniques in PA architectures include feed-forward error correction, digital pre-distortion, envelope elimination and restoration, etc. Many of these linearization techniques in PA architectures are publicly known, and the details can be found in various textbooks, as well as in scientific and white papers.

SUMMARY

[0007] Disclosed herein is a system and method for improving amplifier efficiency which uses an envelope tracking (ET) technique. In one aspect of the disclosed method the bias current supplied to an amplifier having magnetically coupled feedback is continuously adjusted to deliver the DC power needed at each time instant by tracking the envelope of the input signal being applied to the amplifier.

[0008] In one aspect the disclosed method includes receiving an input signal having an envelope and generating an envelope detection signal corresponding to the envelope. The method further includes adjusting a bias current provided to an amplifier circuit based upon the envelope detection signal, the amplifier circuit including an amplifier and a transformer. The transformer is configured to establish a magnetically coupled feedback loop from an output of the amplifier to an input of the amplifier. An output signal is provided, by the amplifier circuit, in response to the input signal.

[0009] The disclosure is also directed to a system including an envelope detector configured to generate an envelope detection signal corresponding to an envelope of an input signal. An amplifier circuit is coupled to the envelope detector and configured to provide an output signal in response to the input signal. The amplifier circuit includes an amplifier and a transformer. The transformer is configured to establish a magnetically coupled feedback loop from an output of the amplifier to an input of the amplifier. During operation of the system a bias current provided to the amplifier circuit is adjusted based upon the envelope detection signal.

[0010] Also disclosed herein is a method which includes receiving an input signal and providing, by an amplifier circuit, an output signal in response to the input signal. The output

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 signal has an envelope and the amplifier circuit includes an amplifier and a transformer. The transformer is configured to establish a magnetically coupled feedback loop from an output of the amplifier to an input of the amplifier. The method further includes generating an envelope detection signal corresponding to the envelope of the output signal. A bias current provided to the amplifier circuit is adjusted based upon the envelope detection signal.

[0011] In another aspect the disclosure pertains to a system including an amplifier circuit configured to provide an output signal having an envelope in response to an input signal. The amplifier circuit includes an amplifier and a transformer, the transformer being configured to establish a magnetically coupled feedback loop from an output of the amplifier to an input of the amplifier. An envelope detector is configured to generate an envelope detection signal corresponding to the envelope of the output signal such that a bias current provided to the amplifier circuit is adjusted based upon the envelope detection signal.

[0012] The disclosure also relates to a method which includes receiving an input signal having an envelope and generating an envelope detection signal corresponding to the envelope. A bias current provided to an amplifier circuit is adjusted based upon the envelope detection signal, where the amplifier circuit includes an amplifier and a transformer. The transformer is configured to establish a magnetically coupled feedback loop from an output of the amplifier to an input of the amplifier. The amplifier includes a gate terminal and the transformer includes a primary winding coupled to an output of the amplifier and a secondary winding coupled to the gate terminal. The adjusting of the bias current further includes providing a control voltage corresponding to the envelope detection signal to the secondary winding so as to set an input voltage at the gate terminal. An output signal is provided by the amplifier circuit in response to the input signal.

[0013] In another aspect the disclosure is directed to a system including an envelope detector configured to generate an envelope detection signal corresponding to an envelope of an input signal. An amplifier circuit is coupled to the envelope detector and configured to provide an output signal in response to the input signal, the amplifier circuit including an amplifier and a transformer, the transformer being configured to establish a magnetically coupled feedback loop from an output of the amplifier to an input of the amplifier. The amplifier also includes a gate terminal and the transformer includes a primary winding coupled to an output of the amplifier and a secondary winding coupled to the gate terminal. The envelope detector generates a control voltage corresponding to the envelope detection signal.

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281

The control voltage is applied to the secondary winding so that a bias current provided to the amplifier circuit is adjusted based upon the envelope detection signal.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] The features, nature and advantages of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings in which like reference characters identify correspondingly throughout and wherein:

[0015] FIG. 1 is a circuit-level illustration of a single-ended version of a CMOS-based implementation of an amplifier system.

[0016] FIG. 2 is a functional block diagram illustrating a current mode envelope tracking amplifier system according to an embodiment.

[0017] FIG. 3 is a circuit-level illustration showing an example of the current mode envelope tracking amplifier system according to an embodiment.

[0018] FIG. 4 exhibits the output signal spectrum, dBm vs. frequency, with and without the envelope tracking in the right and left graphs, respectively.

[0019] FIG. 5 exhibits the output voltage vs. time in the top graph, and the supply current vs. time in the bottom graph, with current mode envelope tracking enabled.

[0020] FIG. 6 illustrates a simplified block diagram depicting a first example of a conventional envelope tracking system.

[0021] FIG. 7 illustrates a simplified block diagram depicting a second example of a conventional envelope tracking system.

[0022] FIG. 8 is a block diagram showing a basic configuration of the envelope detector system.

[0023] FIG. 9 is a circuit-level illustration of a conventional diode detector.

[0024] FIG. 10 is a simplified circuit-level illustration of an example implementation allowing for straightforward control of an amplifier supply current based on the output of an envelope detecting circuit.

[0025] FIG. 11 is a circuit-level illustration showing an example of a current mode envelope tracking amplifier system in which amplifier bias current is varied by controlling a transistor gate voltage.

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281

[0026] FIG. 12 is a functional block diagram illustrating a current mode envelope tracking amplifier system according to an embodiment.

[0027] FIG. 13 is a circuit-level illustration showing an example of a current mode envelope tracking amplifier system according to another embodiment.

[0028] FIG. 14 is a circuit-level illustration showing an example of a current mode envelope tracking amplifier system according to yet another embodiment.

DETAILED DESCRIPTION

[0029] Disclosed herein is a system and method for improving amplifier efficiency which uses a current-based envelope tracking (ET) technique. As discussed below, in embodiments of the disclosed method the bias current supplied to an amplifier having magnetically coupled feedback is continuously adjusted to deliver the DC power needed at each time instant by tracking the envelope of the input signal being applied to the amplifier or the output signal produced by the amplifier.

[0030] Attention is now directed to FIG. 1, which is a circuit-level illustration of a singleended version of a CMOS-based implementation of an amplifier system 100 in which the present current-based ET approach may be utilized. The amplifier system 100 includes an amplifier circuit comprised of a power amplifier (PA) 102 and a transformer 104. As shown, the transformer 104 of the amplifier circuit is coupled to a load arrangement 108 having an output load impedance Rl. Other peripheral circuits of the system 100 include resonant circuits (RP, Lo, Co, etc.).

[0031] As may be appreciated from the following discussion, the topology of the amplifier system 100 opens an avenue to utilizing the bias (supply) current provided to the amplifier circuit for envelope tracking. The amplifier system 100 is also described in commonly-owned U.S. Provisional Patent Application No. 63/084,497, filed on September 28, 2020, which discloses an amplifier linearization technique using magnetically coupled feedback and which is hereby incorporated by reference.

[0032] Referring again to FIG. 1, the transformer 104 has a primary winding Li in series with an output of the PA 102 and a secondary winding L2 coupled to an input of the PA 102. The primary winding Li and the secondary winding L2 are arranged such that a portion of the magnetic field generated by the primary winding Li couples to the secondary winding L2

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 through a magnetically coupled feedback loop, thereby providing feedback from the output to the input of the PA 102.

[0033] The PA 102 comprises transistors Ml and M2 in a Cascode arrangement, powered up by the supply voltage VDD providing the supply current IDD through the primary winding Li of the transformer 104 to the drains of the transistors Ml and M2. The input signal is represented by the current source is. The transistor Ml converts the input voltage Vm at its gate into a current with the transconductance gm of Ml. The output current io resulting from the input current is is provided through the primary winding Li of the transformer 104.

[0034] It should be noted that the circuit presented in FIG. 1 is merely one example among many possible circuits that can be configured to achieve the present amplifier system with magnetically coupled feedback according to embodiments. Although the transistors Ml and M2 in FIG. 1 are shown to be field effect transistors (FETs), bipolar junction transistors (BJTs) and other types of transistors may alternatively be used to form the PA 102. As known to those skilled in the art, when the amplifier transistors are realized using BJTs, the gate, drain and source terminals are replaced with the base, collector and emitter terminals, and base currents control the BJTs. Additionally, the circuit shown in FIG. 1 is an exemplary implementation based on Si CMOS; however, other semiconductor fabrication technologies, e.g., pHEMT and HBT, may also be utilized.

[0035] One of the special technical features associated with the amplifier system 100 is that the gain of the amplifier system 100 is substantially independent of the inherent gain characteristics of the Cascode configuration; namely, it is substantially independent of gm (transconductance of Ml). In general, gm is to large extent dependent on temperature, bias current, semiconductor fabrication technologies, loading effects, and supply voltage variations. Therefore, the gain being insensitive to gm, in turn, means that the gain of the amplifier system 100 is substantially independent of the bias (supply) current, among others. As such, the amplifier system 100 opens an avenue to manipulating the supply current without affecting the gain in accordance with the present disclosure.

[0036] FIG. 2 is a functional block diagram illustrating a current mode envelope tracking amplifier system 200 according to an embodiment. The envelope tracking loop comprises an envelope detector system 202 configured to detect the envelope of the input signal at the input of the amplifier system having magnetically coupled feedback 204 and to vary the supply current according to the information pertaining to the detected envelope. Specifically, 281706524 v1 7

Agent’s File Ref. DOCK-031/02WO 332294-2281 the supply current for the amplifier system 204 is varied temporally to track the envelope of the input signal, so as to supply optimal DC power to the amplifier system 204 at each time instant. This temporal variation of DC power supply reduces energy otherwise wasted under constant DC power supply, thereby reducing heat dissipation and improving amplifier efficiency and PAE.

[0037] FIG. 3 is a circuit-level illustration showing an example of a current mode envelope tracking amplifier system 300 according to an embodiment. As shown, the current mode envelope tracking system 300 is comprised of an envelope detector system 304 and an amplifier system 308 having magnetically coupled feedback, which may be substantially similar or identical to the amplifier system 100 of FIG. 1. The envelope detector system 304 detects the envelope of the input signal, represented by the current source is, at the input 310 of the amplifier system 308, and temporally varies the supply current IDD to track the envelope. During operation of the amplifier system 308, an output current i0 is produced in response to the input signal (represented by is). The output current io results in an output voltage being generated across a load Rl at an output 320 of the amplifier system 308.

[0038] Implementations and simulations of the present envelope tracking amplifier system have been carried out for both the differential and single-ended versions. As an example, the 80 MHz-wide 1 GHz OFDM modulated signal with 255 sub-carriers is used as the input signal. FIG. 4 exhibits the output signal spectrum, dBm vs. frequency, with and without the envelope tracking in the right and left graphs, respectively. As can be seen from the comparison, the output signal spectrum is not affected by the present current mode envelope tracking scheme, and thus the original gain and linearity are substantially unaffected. This is because the gain of the amplifier system having magnetically coupled feedback is substantially independent of the bias (supply) current, as mentioned earlier.

[0039] FIG. 5 exhibits the output voltage vs. time in the top graph, and the supply current vs. time in the bottom graph, with the current mode envelope tracking enabled. As can be seen, both the output voltage and the supply current vary with substantially the same envelope as the input signal. Due to the supply current variation to track the envelope, wasted DC power is reduced and PAE is increased from 30 to 56% in some cases. The highfrequency ripples on the envelope can be removed by optimizing filters in the system.

[0040] In general, the carrier signal in an RF system before it is upconverted to RF frequencies can be seen in the envelope of the modulated RF signal. As the amplifier system

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 including a PA is amplifying the modulated RF signal, the same envelope can be observed in the voltage at both the input and output of the amplifier system. The present envelope tracking system is configured to detect the envelope of the modulated RF signal, which is just outputted from a modulator, at the input of the amplifier system. Thus, the present current mode tracking loop can be implemented on a chip together with the amplifier system, without having to use a separate chip, thereby reducing complexity and cost. Additionally, the present current mode envelope tracking is configured to function independently of the modulator, e.g., an IQ modem, thereby allowing for a self-contained, compact amplifier package.

[0041] As mentioned earlier, various conventional techniques for envelope tracking have been utilized to improve efficiency/PAE in a wide variety of communication systems. In these conventional systems, the power supply voltage applied to an RF PA is continuously adjusted to deliver the DC power needed at each time instant by tracking the envelope of the input signal. Envelope information is typically derived from the IQ modem and is passed to an envelope tracking power supply to provide the required supply voltage.

[0042] FIG. 6 illustrates a simplified block diagram depicting a first example of a conventional envelope tracking system 400. The signals are originally in a digital format and arrive at a modulator 402 as I (in-phase) or Q (quadrature) signals. In the modulator 402, each of the I and Q signals is separately applied to a digital-to-analog converter, a low pass filter, and then passed to a mixer to be mixed with a local oscillator signal for converting to the required frequency (details are omitted but represented by the dashed-line paths in FIG. 6). Thereafter, the two types of signals are summed at 404 to generate the RF signal, and then passed to the amplifier chain having a PA 406. For the envelope tracking purpose, a delay line 408 is included at the early stage of the modulator 402, and the signal for envelope shaping is fed therefrom and passed to an envelope shaping signal generation block 410. The block 410 comprises a number of elements to control an envelope tracking supply 412 to vary the supply voltage to the PA 406 according to the envelope information, which is derived from the I and Q signals using the following calculation:

Envelope = + Q2 Eq. (1)

[0043] The above envelope tracking scheme involves interactions with the modulator 402, e.g., an IQ modem. On the other hand, embodiments of the current mode envelope tracking amplifier system of the present disclosure are configured to detect the RF input signal at the input of the amplifier system to obtain the envelope information, instead of interacting with the preceding modulator in the transmit chain. Therefore, the present scheme

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 of current mode envelope tracking results in a system architecture with significantly less complexity. It should be noted that it is possible to use a centrally generated envelope signal in the present envelope tracking scheme as well.

[0044] FIG. 7 illustrates a simplified block diagram depicting a second example of a conventional envelope tracking system 500. Unlike in the first example of a conventional envelope tracking system described above, in the system 500 the modulated input signal is detected at the input of a PA 502. The supply voltage for the PA 502 is adjusted as the envelope of the modulated input signal varies. The input signal power at each time instant is detected at the block 504, and passed through a shaping function at the block 508 to determine the corresponding supply voltage. The shaping table is configured to operate the PA 502 at constant gain, constant gain compression, or near the maximum efficiency point as the input power varies.

[0045] In contrast, as described earlier, embodiments of the present current mode envelope tracking amplifier system are configured to vary the supply current, not the supply voltage, according to the envelope information. Furthermore, the shaping process is not necessary in the present case, because linearity and constant gain behaviors are inherently established due to the magnetically coupled feedback that makes the gain substantially independent of the supply current. As a result, high efficiency is achieved with a relatively simple envelope tracking architecture.

[0046] Turning now to FIG. 8, a block diagram is provided of a basic configuration of the envelope detector system 202. As shown, the envelope detector system 202 comprises an envelope detecting circuit 250 and an interface circuit 260. The envelope detecting circuit 250 is configured to obtain the envelope of the input signal based on the input signal current, e.g., is in FIG. 3. The outputted envelope information may then be passed to the interface circuit 260 so as to be optimally processed for the purpose of varying the supply current, e.g., IDD in FIG. 3. Thus, the interface circuit 260 may be tailored according to applications and various specifics of the entire system, e.g., power levels, types of transistors, electrical/magnetic interference levels, filtering needs, etc. Alternatively, the interface circuit 260 may be eliminated in the cases where it is possible to directly utilize the envelope information as outputted from the envelope detecting circuit 250.

[0047] Numerous envelope detecting techniques are publicly known, and the details can be found in various textbooks, scientific and white papers. FIG. 9 is a circuit-level

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 illustration of a so-called diode detector, which is one of many straightforward envelope detecting circuits. The diode detector includes a diode D which rectifies the input signal, allowing the current to flow only in one direction, a capacitor C which provides filtering to remove high-frequency ripples of the rectified signal and releases it through a resistor Z, thereby generating an output voltage Vo(t) that has a temporal variation corresponding to the envelope of the input signal.

[0048] The above diode detector is simple to implement. However, to utilize the output voltage Vo(t) to vary the supply current would require an additional circuitry such as an amplifier, thereby necessitating a complex interface circuit 260 including such an amplifier.

[0049] FIG. 10 is a simplified circuit-level illustration of an exemplary system 1000 enabling straightforward control of the supply current IDD to an amplifier 1004 based on the output of an envelope detecting circuit 1010. In the embodiment of FIG. 10 the amplifier 1004 may be included within an amplifier system implemented substantially identically to the amplifier system 100 having magnetically coupled feedback illustrated in FIG. 1. For purposes of clarity only a portion of such an amplifier system is illustrated in FIG. 10;

namely, the amplifier 1004 and the path of the supply current IDD through transistors Ml and M2 of the amplifier 1004.

[0050] The envelope detecting circuit 1010 is configured to be a CMOS version of a known envelope detector. The detecting circuit 1010 includes two NMOS devices, N1 and N2, coupled in a differential configuration for rectifying the input signal. The rectified signal appears at the node where the sources of the NMOS devices are connected. A capacitor Cl provides filtering to remove high-frequency ripples of the rectified signal, while quiescent current/g is drawn for proper operation of the circuit. The envelope detecting circuit 1010 outputs an output voltage Vo at a detector output node 1012 that has a temporal variation corresponding to the envelope of the input signal. The output node 1012 of the envelope detecting circuit 1010 is coupled, through an interface circuit 1020, to a control node 1014 that sets the gate voltage of the transistor Ml in the amplifier 1004 and thereby controls the supply current IDD. Since the voltage at the control node 1014 (i.e., the gate voltage of transistor Ml) also temporally varies based upon the envelope of the input signal, it may be appreciated that the present implementation is configured to straightforwardly cause the supply current IDD to track the input signal envelope. In the particular example of FIG. 10, the interface circuit 1020 includes a low-pass filter to further filter out the high-frequency content in the envelope, thereby enhancing the accuracy of the envelope information for the

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281

IDD control. In some embodiments various peripheral components (not shown) may be further included in the interface circuit 1020 for fine-tuning.

[0051] As mentioned earlier, implementations of the present envelope tracking scheme can be carried out for both the differential and single-ended versions as well as for various circuit topologies pertaining to the amplifier system having magnetically coupled feedback, according to the disclosure of the aforementioned U.S. Provisional Patent Application No. 63/084,497. The exemplary implementation illustrated in FIG. 10 includes a low-pass filter as a main component in the interface circuit 1020. However, the interface circuit 1020 can be modified as needed, to optimize the performance of the entire system 1000 depending on applications and various specifics, e.g., power levels, types of transistors, electrical/magnetic interference levels, filtering needs, etc.

[0052] FIG. 11 is a circuit-level illustration showing an example of a current mode envelope tracking amplifier system 1100 in which amplifier bias current is varied by controlling a transistor gate voltage. As shown, the current mode envelope tracking system 1100 is comprised of an envelope detector system 1104 and an amplifier system 1108 having magnetically coupled feedback, which may be substantially similar or identical to the amplifier system 100 of FIG. 1. The envelope detector system 1104 is configured to detect the envelope of the input signal, represented by the current source is, at the input 1110 of the amplifier system 1108. During operation of the amplifier system 1108, an output current io is produced in response to the input signal (represented by is). The output current io results in an output voltage being generated across a load Rl at an output 1120 of the amplifier system 1108.

[0053] In order to vary the supply current IDD to track the envelope, the envelope detector system 1104 sets the gate voltage of the transistor Ml in the amplifier system 1108 and thereby controls the supply current IDD. More specifically, the gate voltage of Ml is controlled with an output voltage from the detector system 1104. This output voltage from the detector system 1104 is fed to the gate of Ml on the ground side of L2. This approach is very straight forward in a differential implementation as the ground side of L2 is a virtual ground, with a DC level being the same as the gate voltage of Ml.

[0054] FIG. 12 is a functional block diagram illustrating a current mode envelope tracking amplifier system 1200 according to an embodiment. The envelope tracking loop comprises an envelope detector system 1202 configured to detect the envelope of an output

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 signal produced by an amplifier system having magnetically coupled feedback 1204. The detector system 1202 operates to vary the supply current to the amplifier system 1204 according to the information pertaining to the detected envelope of the output signal.

Specifically, the supply current for the amplifier system 1204 is varied temporally to track the envelope of the output signal so as to supply optimal DC power to the amplifier system 1204 at each time instant. This temporal variation of DC power supply reduces energy otherwise wasted under constant DC power supply, thereby reducing heat dissipation and improving amplifier efficiency and PAE.

[0055] FIG. 13 is a circuit-level illustration showing an example of a current mode envelope tracking amplifier system 1300 according to an embodiment. As shown, the current mode envelope tracking system 1300 is comprised of an envelope detector system 1304 and an amplifier system 1308 having magnetically coupled feedback, which may be substantially similar or identical to the amplifier system 100 of FIG. 1. The envelope detector system 1304 detects the envelope of the output signal at the output 1320 of the amplifier system 1308 and temporally varies the supply current IDD to track the envelope. During operation of the amplifier system 1308, an output current io is produced in response to the input signal (represented by is) applied to the input 1310. The output current io results in an output voltage being generated across a load Rl at the output 1320 of the amplifier system 1308.

[0056] FIG. 14 is a circuit-level illustration showing an example of a current mode envelope tracking amplifier system 1400 according to another embodiment. As shown, the current mode envelope tracking system 1400 is comprised of an envelope detector system 1404 and an amplifier system 1408 having magnetically coupled feedback. The envelope detector system 1404 detects the envelope of the output signal at the output 1420 of the amplifier system 1408. During operation of the amplifier system 1408, an output current io is produced in response to the input signal (represented by is) applied to the input 1410. The output current io results in an output voltage being generated across a load Rl at the output 1420 of the amplifier system 1408.

[0057] In order to vary the supply current IDD to track the envelope, the envelope detector system 1404 sets the gate voltage of the transistor Ml in the amplifier system 1408 and thereby controls the supply current IDD. More specifically, the gate voltage of Ml is controlled with an output voltage from the envelope detector system 1404. This output voltage from the detector system 1404 is fed to the gate of Ml on the ground side of L2. This approach is very

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 straight forward in a differential implementation as the ground side of L2 is a virtual ground, with a DC level being the same as the gate voltage of Ml.

[0058] Where methods described above indicate certain events occurring in certain order, the ordering of certain events may be modified. Additionally, certain of the events may be performed concurrently in a parallel process when possible, as well as performed sequentially as described above. Accordingly, the specification is intended to embrace all such modifications and variations of the disclosed embodiments that fall within the spirit and scope of the appended claims.

[0059] The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the claimed systems and methods. However, it will be apparent to one skilled in the art that specific details are not required in order to practice the systems and methods described herein. Thus, the foregoing descriptions of specific embodiments of the described systems and methods are presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the claims to the precise forms disclosed; obviously, many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the described systems and methods and their practical applications, they thereby enable others skilled in the art to best utilize the described systems and methods and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the following claims and their equivalents define the scope of the systems and methods described herein.

[0060] Also, various inventive concepts may be embodied as one or more methods, of which an example has been provided. The acts performed as part of the method may be ordered in any suitable way. Accordingly, embodiments may be constructed in which acts are performed in an order different than illustrated, which may include performing some acts simultaneously, even though shown as sequential acts in illustrative embodiments.

[0061] All definitions, as defined and used herein, should be understood to control over dictionary definitions, definitions in documents incorporated by reference, and/or ordinary meanings of the defined terms.

[0062] The indefinite articles “a” and “an,” as used herein in the specification and in the claims, unless clearly indicated to the contrary, should be understood to mean “at least one.”

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281

[0063] The phrase “and/or,” as used herein in the specification and in the claims, should be understood to mean “either or both” of the elements so conjoined, i.e., elements that are conjunctively present in some cases and disjunctively present in other cases. Multiple elements listed with “and/or” should be construed in the same fashion, i.e., “one or more” of the elements so conjoined. Other elements may optionally be present other than the elements specifically identified by the “and/or” clause, whether related or unrelated to those elements specifically identified. Thus, as a non-limiting example, a reference to “A and/or B”, when used in conjunction with open-ended language such as “comprising” can refer, in one embodiment, to A only (optionally including elements other than B); in another embodiment, to B only (optionally including elements other than A); in yet another embodiment, to both A and B (optionally including other elements); etc.

[0064] As used herein in the specification and in the claims, “or” should be understood to have the same meaning as “and/or” as defined above. For example, when separating items in a list, “or” or “and/or” shall be interpreted as being inclusive, i.e., the inclusion of at least one, but also including more than one, of a number or list of elements, and, optionally, additional unlisted items. Only terms clearly indicated to the contrary, such as “only one of’ or “exactly one of,” or, when used in the claims, “consisting of,” will refer to the inclusion of exactly one element of a number or list of elements. In general, the term “or” as used herein shall only be interpreted as indicating exclusive alternatives (i.e. “one or the other but not both”) when preceded by terms of exclusivity, such as “either,” “one of,” “only one of,” or “exactly one of.” “Consisting essentially of,” when used in the claims, shall have its ordinary meaning as used in the field of patent law.

[0065] As used herein in the specification and in the claims, the phrase “at least one,” in reference to a list of one or more elements, should be understood to mean at least one element selected from any one or more of the elements in the list of elements, but not necessarily including at least one of each and every element specifically listed within the list of elements and not excluding any combinations of elements in the list of elements. This definition also allows that elements may optionally be present other than the elements specifically identified within the list of elements to which the phrase “at least one” refers, whether related or unrelated to those elements specifically identified. Thus, as a non-limiting example, “at least one of A and B” (or, equivalently, “at least one of A or B,” or, equivalently “at least one of A and/or B”) can refer, in one embodiment, to at least one, optionally including more than one, A, with no B present (and optionally including elements other than B); in another embodiment, to at least

281706524 v1

Agent’s File Ref. DOCK-031/02WO 332294-2281 one, optionally including more than one, B, with no A present (and optionally including elements other than A); in yet another embodiment, to at least one, optionally including more than one, A, and at least one, optionally including more than one, B (and optionally including other elements); etc.

[0066] In the claims, as well as in the specification above, all transitional phrases such as “comprising,” “including,” “carrying,” “having,” “containing,” “involving,” “holding,” “composed of,” and the like are to be understood to be open-ended, i.e., to mean including but not limited to. Only the transitional phrases “consisting of’ and “consisting essentially of’ shall be closed or semi-closed transitional phrases, respectively, as set forth in the United States Patent Office Manual of Patent Examining Procedures, Section 2111.03.