Split screen smooth scrolling arrangement
9 claims: 1 independent, 8 dependent
- 1ΑΞΙΩΣΕΙΣ 1. Διάταξις έπιδείξεως μέ μίαν λυχνίαν καθοδικών άκτίνων,ήτις χρησιμοποιείται διά τήν έπίδειξιν πληροφοριών έκ τής πηγής ένός κυρίου ύπολογιστοϋ καί ήτις χρησιμοποιεί μίαν μνήμην χάρτου μπίτ πρός άποθήκευσιν πληροφοριών στοιχείων είκόνος τά δποία θά έπιδεικνΰωνται ,χαρακτηριζομένη έκ τοϋ δτι ή διάταξις αΰτη έπιδείξεως περιλαμβάνει έν κύκλωμα πρός πραγματοποίησιν μιάς λειτουργίας δμαλής έκτυλίξεως χωρισμένης οθόνης ή δποία περιλαμβάνει έν συνδυασμώ:μέσα μικροεπεξεργαστοΰ συνεζευγμένα μέ τδν κύριον ύπολογιστήν πρός παραλαβήν στοιχείων δδηγιών καί στοιχείων διευθύνσεων έξ αύτοΰ, καθώς καί κωδικοποιημένων σημάτων κείμενου, ένθα τά μέσα μικροεπεξεργαστοϋ είναι σχηματισμένα πρός κωδικοποίησιν τών ^ωδικών -26σημάτων κειμένου είς σειράς σημάτων μπίτ καθοριζόντων χαρακτήρας κειμένου ot δποίοι παριστάνουν τό κωδικοποιημένον κείμενον, Εν κύκλωμα έλεγκτού συνδεδεμενον μέ τά μέσα μικροεπεξεργαστού καί έχον Εν λογικόν κύκλωμα, τούλάχιστον ένα καταγραφέα διευθύνσεων καί Ενα καταγραφέα μήκους περιοχής, ένθα τό κύκλωμα έλεγκτού έχει μέσα Αποθηκεύσεως σημάτων δδηγιών καί σημάτων διευθύνσεων τά δποία λαμβάνονται άπό τά μέσα μικροεπεξεργαοτού καί είναι περαιτέρω σχηματισμένα διά νά αυξάνεται βαθμιαίως δ καταγραφεύς διευθύνσεων κατά Ενα (1) καί διά νά μειώνεται βαθμιαίως δ καταγραφεύς μήκους περιοχής κατά Ενα (1), έν Αντιστοιχία πρός έκάστην γραμμήν άνιχνεύσεως τής ρηθείσης λυχνίας καθοδικών άκτίνων, πρώτα μέσα κυκλώματος συνδεδεμένα μέ τά μέσα μικροεπεξεργαοτού, διά νά λαμβάνουν τήν σειράν τών σημάτων μπίτ έκ τούτων, καί συνδεδεμένα μέ τήν μνήμην χάρτου μπίτ ώστε νά μεταδίδεται έκεΤ έκάστη σειρά σημάτων μπίτ, δεύτερα μέσα κυκλώματος συνδεδεμένα είς τό κύκλωμα τού έλεγκτού διά νά δέχωνται έξ αύτού σήματα διευθύνσεων καί συνδεδεμένα μέ τήν μνήμην χάρτου μπίτ ώστε νά μεταδίδωνται έκεΐ σήματα διευθύνσεων, δπότε τό κύκλωμα έλεγκτού θά δρα εις εν πλαίσιον διά νά μεταδίδη μίαν πρώτην διεύθυνσιν έκκινήσεως καί διαδοχικός διευθύνσεις εις τήν ρηθείσαν μνήμην χάρτου μπίτ, ώστε νά προκαλήται ή άνάγνωσις στοιχείων είκόνος είς μίαν συγκεκριμένην περιοχήν τής μνήμης χάρτου μπίτ, διαδοχικώς άνά γραμμήν άνιχνεύσεως, μέχρις οτου δ καταγραφεύς του μήκους περιοχής μειωθή βαθμιαίως μέχρι τοϋ μηδενός, καί ένθα άκολούθως θάέπαναλαμβάνεται ή διαδικασία αΰτη άπευθύνσεως διευθύνσεων καί άναγνώσεως, μέ έκάστην διαδοχικήνδιεύθυνσιν -27ένάρξεως διαφέρουσαν άπό τήν προηγουμένην διεύθυνσιν ένάρξβως κατά μίαν γραμμήν άνιχνεΰσεως,ούτως ώστε ή έπίδειξις ή άντιστοιχοΰσα πρός τόν τομέα τής μνήμης χάρτου μπίτ πρός τήν δποίαν άπηυθύνθη ή πρώτη διεύθυνσις νά σβήνη βαθμιαίως έκάστοτε μίαν γραμμήν άνιχνεΰσεως καί ή έπίδειξις νά έμφανίζεται είς τόν παρατηρητήν ώς έάν έκινήτο πρός τό τμήμα τό δποΤον σβήνη βαθμιαίως (ξεθωριάζει”).
- 2Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών άκτίνων συμφώνως πρός άξίωσιν 1, χαρακτηριζόμενη έκ του δτι ή μνήμη χάρτου μπίτ έχει μίαν σταθερόν περιοχήν, μίαν έκτυλίξιμον (SCROLLABLE) περιοχήν καί μίαν έκτός οθόνης περιοχήν ή όποια κεΰται γειτονικώς τής έκτυλιξίμου περιοχής, έκ τοΰ δτι ή ρηθεισα συγκεκριμένη περιοχή είναι ή έκτυλίξιμος περιοχή, καί έκ τοϋ δτι ή τιμή είς τόν ρηθέντα καταγραφέα μήκους περιοχής προκαλεΐ τήν συνέχισιν τής διαδικασίας ταύτης άπευθύνσεως διευθύνσεων καί άναγνώσεως καί τοιουτοτρόπως τήν άνάγνωσιν πληροφοριών στοιχείων είκόνος έκ τής έκτός οθόνης περιοχής.
- 3Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών άκτίνων συμφώνως πρός άξίωσιν 2, χαρακτηριζομένη έκ τοΰ δτι τά μέσα μικροεπεξεργαστοΰ μεταδίδουν νέας πληροφορίας είς τήν έκτός οθόνης περιοχήν καί έκεϊθεν at πληροφορίαι στοιχείων είκόνος αί διαβαζόμεναι έκ τής έκτός οθόνης περιοχής θά άποτελοΰν μίαν νέαν πληροφορίαν.
- 4Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών άκτίνων συμφώνως πρός άξίωσιν 1, χαρακτηριζομένη έκ τοΰ δτι τά μέσα μικροεπεξεργαστοΰ περιλαμβάνουν μίαν μνήμην μόνον άναγνώσεως,ή δποία είναι σχηματισμένη πρός μετάδοσήν μιας /ί -28σειρ3ς σημάτων μπίτ καθοριζόντων χαρακτήρας έν άνταποκρίσει πρός τήν λήψιν τών κωδικοποιημένων σημάτων κείμενου.
- 5Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών ακτινών συμφώνως πρός άξίωσιν 1, χαρακτηριζόμενη έκ τοϋ ότι τό κύκλωμα έλεγκτού σχηματίζεται ώστε νά λαμβάνη σήματα μπίτ μιας γραφικής παραστάσεως άπό τά μέσα μικροεπεξεργαστου,καί είναι σχηματισμένον καί συνδεδεμένον ώστε νά μεταδίδη ταϋτα διά μέσου ένός τομέως τών πρώτων μέσων κυκλώματος.
- 6Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών άκτίνων συμφώνως πρός άξίωσιν 5,χαρακτηριζόμενη έκ τοϋ δτι τά πρώτα μέσα κυκλώματος περιλαμβάνουν ένα πρώτον πολυπλέκτην, δ δποΐος είναι σχηματισμένος διά νά διέρχεται δι’αύτοϋ ή σειρά τών σημάτων μπίτ κατά μίαν πρώτην μέθοδον καί διά νά διέρχωνται δι’αύτοϋ τά σήματα μπίτ γραφικής παραςτάςεως κατά μίαν δευτέραν μέθοδον.
- 7Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών άκτίνων συμφώνως πρός άξίωσιν 1,χαρακτηριζόμενη έκ τοϋ δτι τά πρώτα μέσα κυκλώματος περιλαμβάνουν ένα άπομνημονευτήν πρός παραλαβήν τών σειρών τών σημάτων μπίτ καί πρός διατήρησίν των μέχρις δτου ταϋτα μεταδοθούν είς τήν μνήμην χάρτου μπίτ.
- 8Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών άκτίνων συμφώνως πρός άξίωσιν 1, χαρακτηριζομένη έκ τοϋ δτι ή μνήμη χάρτου μπίτ έχει μίαν σταθεράν περιοχήν, μίαν έκτυλίξιμον περιοχήν καί μίαν έκτος οθόνης περιοχήν, έκ τοϋ δτιή ρηθείσα συγκεκριμένη (ειδική) περιοχή είναι ή έκτυλίξιμος περιοχή,έκ τοϋ δτι ή τιμή είς τόν καταγραφέα μήκους περιοχής β -29άναγκάζει τήν διαδικασίαν άπευθύνσεως διευθύνσεων καί άναγνώσεως νά διαβάζη δλας τάς πληροφορίας στοιχείων είκόνος είς τήν έκτος οθόνης περιοχήν, καί έκ τοΰ δτι ακολούθως ή έπομένη νέα διεύθυνσις έκκινήσεως θά παριστάνη τήν πρώτην γραμμήν άνιχνεύσεως είς τήν ρηθείσαν έκτυλίξιμον περιοχήν, οδτως ώστε τούλόχιστον έν τμήμα τής έκτυλιξίμου περιοχής είς τήν μνήμην χάρτου μπίτ νά άτίοτελή Αντικείμενον άνιχνεύσεως διά δευτέραν φοράν.
- 99· Διάταξις έπιδείξεως μέσω λυχνίας καθοδικών ακτινών συμφώνως πρός άξίωσιν 8, χαρακτηριζόμενη έκ του δτι τά μέσα μικροεπεξεργαστοΰ μεταδίδουν νέας πληροφορίας είς τόν τομέα τής έκτυλιξίμου περιοχής δ δποϊος άνιχνεύθη κατά πρώτον, δπότε δταν δ τελευταίος ούτος τομεύς πρόκειται νά άνιχνευθή διά δευτέραν φοράν νά έμφανίζωνται νέαι πληροφορίαι έπί τής έπιδείξεως τής λυχνίας καθοδικών ακτινών.
Independent claims9
78 paragraphs in 1 section, as filed
LANDSCAPE AFTER SMOOTH (CYLINDER) EXTRACTION
It is generally accepted by the technique of cathode ray tube (CRT) display in CRT display devices to display 24 or 25 lines of information. 'If graphical information is also shown, such as a Two-Landscape or a layout, then two of the more popular memory systems are used in the most popular older technology, the Graphics and the Other texts, while the technology is different. The graphs of both texts are stored in a bit of memory paper. When used
<img file="GR80596B_D0001.tif" />
-2 a CRT display device with a data processing system as an output medium, it is often the case that the user wishes to see the information contained in a single document, e.g. larger than 24 or 25 lines. It is cited as an example that a common commercial letter is often longer than 25 lines. In such cases, the usual practice is either to scroll such a document or to scroll its contents. That is, a ΐ 24 grams of a document is indicated per CRT, ~ L. .
and, after a period of time has elapsed, each top line disappears as the information "jumps" or moves upward on the CRT screen, with 25,26,27 etc. added at the bottom of the screen, as the first 1,2,5 grams disappear from the top of the screen. Such a function is known as full screen scrolling or area scrolling. In prior art systems, the text (as an observer) will move according to the deliberate motion of the sixth top, and within the screen at the bottom of the extruder. * The skipping function occurs because the start (start) addresses change for the sequential cursor function rather than the cursor value. In addition, the jump effect is present because the bit bits move from one memory location to another, just before<sub>4 A</sub> Expect to be carried out in a seamless, day-to-day use of a complex and expensive HARD ^ Afi system. The
, · Λ \ _ -¾<sup>r</sup>'· Y' / * ·
DEC VT 100 carries a crimson shape *
-3 screens, no longer uses a bit of memory card or which improves this function. If the document to be displayed has one or more fixed domains, as the case may be, and if the user wishes to have only one scrollable domain, then this function is known as split screen scrolling, "as quoted above. An example of such a situation is illustrated when a commercial letter is displayed and a printed head with the sender's name and title may be shown as an upper fixed domain. The body of the letter, which begins with the words, 'Dear Mr JONES, until it is terminated will be a scrollable field, whereas the lowest fixed field of the letter may contain the appropriate telephone and telephone address.
While it is possible in the prior art to split the text and the graph on the screen, it is not possible to split the graph on a screen by a smooth operation as explained above. In the present system, both text and graphics can be stylized separately on a separate screen. If a state of the art system is designed to provide a stylized stylus for both graphical and graphical representations, it will require circuits to provide 240 address set determinations (SADS) or it will need to move all the contents of a memory card bit during a vertical synchronization period (which is economically unprofitable). In the present system there is a maximum requirement
<img file="GR80596B_D0002.tif" />
-4 SADs and four endpoint values. The fact that the off-screen domain of the bitmap memory, in the present system, is adjacent to an inaccessible region in the bitmap memory, makes the present system able to add new information to the off-screen area. in a scroll function, by promoting the detection of the bitmap memory in the off-screen area by controlling the length value parameter. The present invention provides for a split screen display bog function with reduced requirement of '' HARDWARE '' as compared to the prior art. The system of the invention uses only a memory medium, that is, the memory of the bitmap which stores them for displaying text and graphical information. Therefore, the present system performs a smoother split screen with reduced HARDWARE compared to two memory systems. In this system it is understood that the addressing problems (ADDRESSING of prominent points to be performed or graphical demonstration) are many and these are greatly reduced if a graphical demonstration controller (GDC) is used and the current system is used. of start addresses and four values of region lengths to provide the addresses for the operation of a separate screen scroll. * The use of the four-way technology, such as the one provided by GDG, represents a reduction in HARDWARE compared to a system requiring 240 addresses. The system further provides for re-organizing the map memory '
<img file="GR80596B_D0003.tif" />
-5 bits, to accommodate a change in the display device, i.e. a change in the size or position of the constant region and the stylized region. The present system provides a start address and a range of values for each constant region, as well as two start addresses and two values of regions of length over a range of regions. The system is intended to have an off-screen area (a memory area retained information not normally displayed) that is adjacent to an inaccessible memory area. If we consider a split-screen scroll function up or down, it should be noted that either a displayed top line (of the scroll region) turns off ('fades') and a lower information line is dropped or lowered. line of the wrapper area in the CRT. At the same time, substantially new information is transferred, with the intention of recording the location of the bottom row of the CRT region, to the off-screen region of the bitmap memory. Then, the value of the length region provides the action of the 'forwarding circuit' to detect the next adjacent line in the off-screen area of memory, and the information in that adjacent line is given as information. on a demonstrable area.
According to this arrangement, it deserves to be wrapped around the winding area. There is an off-screen memory space and there are even sequences of system co
unreliable
<img file="GR80596B_D0004.tif" />
-6 information to demonstrate, the system must have a wide range of memory space to handle this information. The system does this by using a memory space (in the scrollable area of the bitmap memory) that retains information that has already been shown and previously unrolled off the screen. When reusing this bitmap area, the system is directed to the first line of the bitmap area. * This first memory line is loaded with new information, the causes will be added as the bottom line of the scroll text. Each successive line of the winding region of memory is used again until the winding function is completed. Consequently, the information displayed on the winding area of the display appears to come from a circular or wrapped memory device.
The aims and features of the present invention will be better understood in the light of the following development, which is contemplated in connection with the drawings in which:
Fig. 1 is a summary drawing of the present invention.
Fig. 2 is a view of the display of the display device.
Fig. 3 is an expansion of the bitmap memory.
Fig. 4 is an expansion of the bitmap memory which points to the reorganized sectors.
Fig. 5 is an expansion of the memory card bit,
G · <'
-7 who has completed a degree of disorganization.
Fig. 6 is an extension of the display of the demodulator to which the bitmap memory is being reorganized,
Fig. 7 is an expansion of the bitmap memory after completing a second reorganization step.
Fig. 8 is an unfolding of the bitmap memory after completing a third stage of reorganization.
Fig. 1 shows a main computer Ϊ1 connected through many input-output channels to many peripheral centers, many locations as well as local input and output devices. In Fig. 1, or connected to channel 13, the device is IN having multiple output systems, with the host computer 11 working to provide information to the user. It should be understood that the figures shown in FIG. 1 Channels contain many parallel wires carrying address information, data information, and instruction information at different times. Microprocessor 15 is connected without channel 13. In the preferred embodiment, microprocessor 15 is an 8035 device manufactured by JNTEL CORPORATION. * Microprocessor 15 includes a random access memory (RAM) as well as a read-only memory (ROM). The microprocessor 15 serves as a dedicated DEDICATED SLAVE for the main computer 11, or its dedication is to enable easy access to data and information.
-8 * As can be seen from Fig. 1, a graphical display controller 19 (hereinafter referred to as GDC) is coupled via the channel 17 to the microprocessor 15. The GDC 19, in a preferred embodiment, is a MICRO PD 7220 manufactured by the NEC CORPORATION company. 'Within the GDC 19 there is a clock writing generator and each time horizontally spaced 594 writing cycles are generated per vertical slot. It is possible to use other clocks.
A memory device 23 is also connected to the microprocessor 15 via channel 21. The memory device 23 is preferably constructed by a device 74S 189 and by a device 74 LS 191 manufactured by INP. to use other forms of memorization. The GDC 19 receives instruction and information signals from the microprocessor 15, and provides the address, instruction and graph information information in channel 25 in the order 25. The instruction signals in channel 25 control the MUX multiplexer 29. MUX 27 and 31 are controlled by microprocessor traffic signals 15 through recorder 42. * The recorder 42 in the preferred construction is 74 LS 273 manufactured by TEXAS INSTRUMENTS CORP. MUX 27 transmits commemorative text data signals 23 and GDG 19 graphical data signals in response to clock writing signals; commemorator 23 is loaded with 16 X 10
<img file="GR80596B_D0005.tif" />
-9 bit inside each is formed in full character (10X ^ 0 bit). The bit signals from memory 23 are forwarded by 16 bits each to the MUX 27 and thereby to the memory card bit 33; In the preferred embodiment, the bit card memory is comprised of 64 K / 1 dynamic RAMS. These RAMS are designated as MICRO D 4164-3 devices manufactured by NEC CORPORATION. Other types of bitmap memories may be used. We will assume that the bitmap memory is arranged in 50 address domains for one detection line. It is also to be understood that the writing clock operates at a frequency of 2 MHJ and therefore during a horizontal blank period or bitmap memory can accept up to 16 bit words per memory memo 23. "When selecting a memory field channel 39, or information on channel 37 is either written or read out of memory. * If a memory information is to be written, there must be written write signals on channel 40, as explained below. Writing capacity signals are activated, or are not activated, depending on the existing signal combination downstream of channels 47 or 49. If text information is transmitted through channel 37, control information signals through channel 49 will be transmitted via MUX 31, to selectively provide (or disguise) any writing capability signals. If graphics information is transmitted on channel 37, the control signals on channel 47 will be transmitted via MUX 31 to selectively provide (or conceal)
-10th Ability to write. The bitmap memory 33 transmits information signals to CRT 51 via the displacement recorder 53.
* The bitmap memory 33 is a memory device in which there is a memory element for each of the twenty-bit element locations on the CRT 51. * The CRT 51 is a standard CRT 25 or and there will be 10 beam detection cycles per line of text. In the preferred embodiment, the CRT demonstration device is of the VR 201 or VR 2A0 type, manufactured by DIGITAL EiUIP. As stated above, for each of the twenty elements, or for each instantaneous position, does the CRT 51 have a memory location in the bitmap 35 memory; in other words, the bitmap memory is used. Preferably, there is sufficient memory available to receive additional text lines. While the preferred bitmap construction or memory 33 actually receives 32.8 lines of text, you will find it undeveloped that the bitmap memory 33 has the capacity to store 32 lines of text. The information signals read through the memory card bit 33 are transmitted through channel 56, through the shift register 53, to CRT 51.
Before considering the operation of the circuit shown in Fig. 1 in relation to a smooth split screen display, we must first examine the values of the circuit shown in Fig. 1. GDC 19. As stated above, GDC 19 is V, 4
-11 Ability to provide four start addresses as well as four length range or terminal range values. While GDC 19 is capable and indeed acts to provide graphical display information, its primary role in operating it is to act as an addressing device. The information address signals read through the bitmap memory 33 are transmitted to channel 25, along channel 35, via the MUX 29, through the decoder 45 and through channel 39 to the bitmap memory. In a preferred embodiment, the decoder 45 is of the type 74 LS 253 manufactured by TEXAS INSTRUMENTS CORP. Accordingly, when transmitting data information about 20 of the microprocessor to the memory 23 and the memory 23 to the MUX 27, the information is inserted into the memory card bit with the corresponding positions 19 39. "When bit-paper memory 33 is to provide or read information to CRT 51, GDC 19 provides address information signals to channel 39, to select locations in the memory card bit from which such information will be read in the CRT. * While it has been suggested that GDC 19 can provide four start addresses and a range of length ranges, it should be understood that all functions do not need four such addresses. This will be better understood later. It is also appropriate to assume that the GDC 19 includes at least two recordings,<sup>T.</sup>As a d logger
<img file="GR80596B_D0006.tif" />
-12 addresses while d is the d recorder of current length values. The significance of these two recorders will be better understood in the light of further description.
* As mentioned above, the GDC 19 generates horizontal and vertical synchronization signals that trigger information which will be transmitted through the system in the proper synchronization to the CRT electron beam. The horizontal and vertical synchronous signals are transmitted by the connection 57 to the CRT 51, to the displacement recorder 53 and to the microprocessor 15; Writing signals are transmitted by the connection 31 to the memory 23 and the memory 23. When making an out-of-memory card output to the CRT, the address counter in GDC 19 increases by a small percentage through the writing signals, while the area value recorder is reduced by small percentages with horizontal synchronization signals. synchronization of microprocessor transmitted 15 is used to slightly increase or decrease the address information value in RAM 18, And this check provides the basis for new start address information transmitted to GDC 19. "As stated above, a full scan line of 50 addresses in the bitmap memory, and a full text line of 500 addresses. So, at the end of ten line crawls (they will form a line of text in CRT), the start address will change by 500. '
-15 horizontal synchronization signals serve to reduce by a small percentage the length value in the length value recorder, so that when the length value in the length value recorder is zero, the system will know that no preceding region has been shown. After a preset area has been shown, the system provides a new start address. for the next area to show. * The new start address originates from the GDC device 19, and this address is transmitted along channels 25 and 55, via MUX 29, through decoder 45, and through channel 39 on the memory card bit.
If we look at Fig. 2 in the light of the aforementioned Fig. 1, we can better understand how the system works. Let us assume that it exists in writing, e.g. a commercial letter having a fixed area 59 divided by two lines. For example, the fixed area of the two subject lines 59 (or shown in Fig. 2) may be made out of the (printed) headline of the Agency as well as by the sender's title and name, such as President ROBERT SMITH. Suppose commercial letter 65 has a lower fixed part 61 including the address of the Organization and the telephone number. According to the above assumptions, when document 65 is shown on the screen, fixed regions 59 and 61 will use 4 of the possible 24 lines of text displayed on the screen. Suppose further that the body of the letter begins with the name; and
-14 Address of the Recipient, Greetings and Final Phrases make up the text of about 50 lines, while the letter body is indicated as the area 65 in Fig. 2. "As stated above, the bitmap has the capacity of one To store 52 grams of text and also, as stated above, a generally accepted principle in the art is the CRT display device to display 24 lines of text.
* The sixth screen area of the bitmap memory may contain information used for various purposes related to its display. However, for purposes of developing this invention, it will be assumed that the sixth display area of memory is loaded with basic material, that is, oil with information.
Fig. 5 shows the memory card bit used in the preferred construction and having 52 memory lines available for displaying information.
It should be understood that different memory capacities may be used. Assuming that the information shown in document 65 (shown in Fig. 2) is indeed stored in the bitmap of the bit shown in Fig. 5, it will be found that its fixed portion 65 is the first two lines of 59A of bitcoin memory. 20 of the 50 lines from the body 65 of the letter 65 will be stored in the foldable region 67 of the memory, up or down the fixed region 61 of the letter 65 will be stored in the lower two lines 61A of shown in Fig. 5
-15 * The memory region 69 between the lower constant region 61A and the retractable region 67 is the region in which the extracellular information is stored.
When the information is stored in the bitmap 35, as shown in Fig. 3, and the CRT is read, or the information in the upper constant region 59A will be displayed in the upper part of the screen. The first 20 grams of the letter will appear below them, and the information stored in the lower constant passage 61D will appear as the last two grams on the screen.
Let us now assume that the system will operate in the split-echo method so that the 30-letter letter body can be observed as the letter body unfolds. Prior to performing this operation, the GDC device 19 will transmit the bitmap memory 35 to a first start address (SAD 1) as shown in Fig. 3. At the same time, an override value (LEN 1) will be stored far beyond the price range. We will remember that the LEN value is slightly reduced by horizontal sync impulses (of which there are 10th percentile lines of text) and therefore LEN 1 in our example will be equal to 20. When LEN 1 decreases by a small percentage Zero, as explained, the system will know that the 59A region constant information has been transferred to the bitmap memory and that GDC 19 will transmit a second start address (SAD 2) to the bitmap memory. The second address
-16 start (SAD 2), as shown in Fig. 3, will be the beginning of the first crawl line of the third line 71. We will remember that there are 500 addresses per line of text, and therefore the SAD value 2 in our example will is 1,000. At the same time, a second override value will be loaded in the override recorder in the GDC, to reduce it to a small extent in response to horizontal sync signals. The value LEN 2 (as shown in FIG. 5) There will be 200, because the second area crawl will be up to 20 lines, and each line of text will be up to 10 horizontal syncs. When the LEN 2 value is reduced by a small percentage to zero, the system will know that the scrollable region 67 has been shown and that GDG 19 will transmit a third SAD 3 start address, as shown in Fig. 3. SAD 3 our example will be 15,000. At the same time, a third region end value (LEN 5) will be loaded with the end region recorder at GDC, and our example value will be 20. "When LEN 3 drops bit rates to zero, the system will the start of Monday's full crawl of the bitmap memory.
For the second full scan of the bitmap memory, GDC 19 will provide these SAD 1 and LEN 1, which were previously provided. However, when LEN 1 is reduced by a small percentage to zero, the second start address will be SAD 2A (as shown in Fig. 5) and the parestane on the second line of detection c /
<img file="GR80596B_D0007.tif" />
-17 subject 71. * The LEN 2A value will be the same as the LEN 2 value, or else the crawl will move to the first off-screen detection line location. Consequently, the winding region will be advanced along a detection line perpendicularly (within a frame) and the starting motion will be biased. 'If SAD 2 was in SAD 2B position, or it is either the first line of detection of the text line 77, or scroll would always jump a line of text. SAD will ultimately be the value of SAD 2B and / or * <sup>1</sup> * s> ·· .. <. - · *> - - »;
a fourth line of text 77 will move to the top of the screen to display adjacent region constant 59, and text line information 71 will be eliminated (fading). According to this part of the winding, the second value of the cross-region will not change. When the text line 77 moves adjacent the constant region 59, or the first text line 75 of the sixth region display will actually move within the scrollable area. Before or about this time, information will be read from the memory within the off-screen area, especially the text bar 75, so that the last area of the screen area appears on the screen, or at any location. or line 73 before this first winding step. As each LEN 2 value reaches zero, the GDC 19 will provide SAD 3 and LEN 3, these will have this value at a previous value. The system will continue with this function, and unless the text line 79 is shown in the off-screen area (it will be the 28th letter line), the system will be programmed to know whether it is exhaustive or off.
-18done area. Therefore, the system should reuse the memory segment where it was initially loaded or a text line 71. * The microprocessor 15 constantly monitors what is the start address, and therefore when the start address is 5. the text line of the separate dot winding, or the function of the system changes slightly. In the scroll operation as in the one-line text is the first line, the LEN 2C value is lower than it was in the previous scroll operation in the eighth line or the first line.
The foregoing is true because the winding region, in the winding operation along the one or one line is the first line, will be reduced by one detection line when or detectable decreases in the fixed region 61A. In the present circumstances, the third starting address will be SAD 3A, or the same address as SAD 2 for the first line of the text line 71.
In this situation, is the value of LEN 3A one?
To counteract the scroll function in either the tenth line of text is the first line, the LEN 2C value will be 10 lower than the end of the one-line counter so that the detection will not move at a constant area 61 or LEN 3B value will be 20, so text line positions 71 and 77 of the bitmap will now be used.
It should be noted that, during this reuse operation, each time the LEN value is 3
<img file="GR80596B_D0008.tif" />
-19 is set to zero, a fourth start address (SAD 4) will be used as shown in Fig. 3, and a fourth end region value (LEN 4) will be used to carry a fixed region 61A on the display. * The operation continues exactly as described, with the LEN 2C constantly decreasing by a small percentage, while the LEN 3 value (A, B, etc.) will be reduced to perform the circumferential wrapping operation.
If analyzed, for example, we will find it <sub>; </sub>In the original part of the scroll function, the name of the Recipient will be retained initially on the screen by the phosphating portion, although less information is transmitted over an off-line detection line 71 on the memory card bit. Simultaneously with the transmission of off-line information 77 in order to make the three lines appear, the name of the addressee will gradually disappear and the address of the addressee will be displayed on the first line. At the bottom of the body of the suit, line 73 will move upwards to position 74 and information on line 75 will be available for position 73. Very often the information in the off-screen area, especially in line 75, will be background information, that is, meaningless, and so this basic information will appear at position 73, but almost immediately The display as well as line 75 will be remembered with elements from the memoir 23. Lack of meaning J means that initially or the value over the area will not<sup>i</sup> .
-20 changes until the off-screen or off-screen region 69 is used. Subsequently, the off-site value will be reduced by a small percentage from the original value of the scroll region and incremented by a small percentage for the re-used scroll area. The fact that new information can be added to the off-screen area and that the bitmap memory is cached as it progresses, allows the off-screen area to be detected (through new information), allowing the system to function HARDWARE economy time and time, We will remember that the system may perform a reorganization if the size or location of the unfolding region has to be changed. It will be readily understood that the bit-paper memory reorganization may be carried out by the main computer command, but it may also mean that the main computer is involved in performing all kinds of all-time and all-purpose functions. Unrepresentative of the main computing time wasted, In addition, the bitmap memory reorganization may be of local importance, and indeed relevant information of local interest will be available locally.
It is e.g. It is possible that many such CRT systems are connected to the mainframe and the other systems will not need to change the bitmap memory organization. Therefore, the present system provides local reorganization of the bitmap memory.
<img file="GR80596B_D0009.tif" />
-21 * Assuming that the bit-paper memory is terminated after a split-screen scroll function as shown in Fig. 4. Fig. 4 shows a constant peak region of 81 by 8 lines, followed by a coiled region (SRB) of 83 by 4 lines, followed by an off-screen region of 85 having 8 lines, followed by a coiled region (SRA (87)). 4 grams, and finally from a fixed bottom region 89 or 8 grams. * Assume that the user wishes to reorganize the system so that there can be a complete screen unfolding and that it is desired or demonstrated to remain or this, that is to say, shown in Fig. 6. Before operating this system, .
When the system operates in the reorganization method, a four-line segment (SRB) 83 moves in the first four lines of the sixth display area 85, as can be seen in Fig. 5. Sections of the foregoing are carried out at each of the periods. and horizontal vacuum (unwritten) space. This is done as soon as the device 19 transmits a start address via the LTOX 29, the decoder 45, through channel 39, to the memory card bit 33. This address is given for realization or unknown, and therefore the information in this address is read on channel 91 to lock 93. Subsequently, the microprocessor 15 transmits its destination 41 through channel 43, through MUX 29,
<img file="GR80596B_D0010.tif" />
-22 of the 45 decoder decoder along channel 39 to the memory card bit. Consequently, information retained by lock 93 may be transmitted along channel 97 'of channel 35, via MUX 27, and along channel 37 behind the memory card bit 33, so that the destination provides d counter 41. In the reorganization method, the start address recorder at GDC 19 increases by a small percentage in response to writing signals, and the counter 41 increases by a small percentage in response to writing signals to transmit a line of data. bitmap memory, starting from the start address and returning to the destination address provided by the counter 41. In a similar manner as described above, when a LEN value was set to zero, the system knows that certain memory areas have been repositioned in accordance with the reorganization function.
If you look at Figs 4 and 5, or just described function makes no sense. During reorganization operation the system is to display the information as shown in Fig. 6, and therefore SAD 1 is the first start address as shown in Fig. 4. * LEN 1 is the end of 8 lines, as shown in FIG.
4. * SAD 2 is the beginning of the SRA sector and LEN 2 is the end of the SRA sector. SAD 3 is the start of the SRB domain and LEN 3 is
-23 at the end of the SRB sector. However, it should be noted that, at the beginning of the OS segment, the system has provided a destination address (DES 1). The system is programmed to perform a reorganization step. Therefore, the information from the SRB is read on channel 91 during the vertical and horizontal blank periods and will be restored to the upper part of the OS domain. * The reorganization of the bitmap memory after the first one<sub>t</sub> This step can be seen in Fig. 5. <sup>u</sup>When LEN 3 in Fig. 4 equals zero, the system comes in SAD 4 and terminates with the previously described LEN
4. After the first stage of reorganization, the bitmap memory appears as shown in Fig. 5.
In the second full-scan mode, SAD 1, LEN 1, SAD 2 and LEN 2 are as shown in Fig. 5. It should be noted that destination address 2 (DES 2) is also produced, and either address 2 is either Detection of the OS 85A initial line in Fig.
5. Therefore, SRA 87 is read from the bitmap memory on channel 91, to be reset in the bitmap memory to the destination address (DES 2). Subsequently, SAD 3 will play LEN 3 as both SAD 4 and LEN 4 will be used to reset the bitmap memory to make it appear as shown in Fig. 7. It can be observed in Fig. 7 that the SRA is there where SKB was in Fig. 4, and SRB is where you were in fig. 5 the top part of the OS. Its the final stage
-24 reorganization is effected by providing SAD 1 as shown in Fig. 7, and the detection is allowed to continue until LEN 1 value is obtained in Fig. 7. The second SAD signal 2 is generated as shown in Fig. 7. at the same time as the output signal of destination signal 5 (DES 3) and hence the constant bottom region 89, when read from the memory card bit on channel 91, you return to the DES address 5. The reorganization step sets the information from sector 89 to the OS 85C region in Fig. 7 and then, after the third reorganization step, the bitmap memory is organized as shown in Fig. 8.
* As can be seen from the previous development, the GDC 19 only needs to provide four start directions and four length values to carry out any handling operations. It is also to be understood that the off-screen areas of the bitmap memory are rendered necessary to perform the prior manipulations and to perform a split-screen smooth operation. According to the reorganization method, areas that are otherwise altered or are to be moved must first move to an extra-wide area where they can be stored and yet be displayed so that the observer will act in a timely manner. It is imperative that the off-screen areas be adjacent to an unwieldy area, so that the print / tape operation of the bitmap memory can continue in it.<sup>1</sup>' .
<img file="GR80596B_D0011.tif" />
-25 display area under the control of the value of the end area parameter, as described above. Because of the promotion of demonstration by a single-frame crawl line, as just described, a split screen winding is a smooth operation and not a leaping operation of a text line anyway, and of course there is a smooth curve. * Use of G-DC to provide the maximum of four startup addresses and four endpoints makes it economical to use a HARDWARE to provide addresses for each bit of memory card.
2 sheets
Sheet 1 Sheet 2
27 members in 14 offices
Priority claims4
| Document | Office | Kind | Date |
|---|---|---|---|
| 54310883 | United States of America | A | |
| 54310883 | United States of America | A | |
| 543108 | – | – | – |
| US19830543108 | – | – | – |
Members27
| Document | Office | Kind | |
|---|---|---|---|
| FI844087A0 | Finland | A0 | |
| DK498984D0 | Denmark | D0 | |
| GR80596BThis record | Greece | B | |
| IE842671L | Ireland | L | |
| DK498984A | Denmark | A | |
| FI844087L | Finland | L | |
| AU3443784A | Australia | A | |
| AU3443784A | Australia | A | |
| KR850002999A | Republic of Korea | A | |
| JPS60102689A | Japan | A | |
| EP0145529A2 | European Patent Office (EPO) | A2 | |
| ZA848033B | South Africa | B | |
| BR8405251A | Brazil | A | |
| US4611202A | United States of America | A | |
| AU568160B2 | Australia | B2 | |
| CA1230690A | Canada | A | |
| MX158178A | Mexico | A | |
| EP0145529A3 | European Patent Office (EPO) | A3 | |
| KR900006943B1 | Republic of Korea | B1 | |
| FI83568B | Finland | B | |
| JPH0335676B2 | Japan | B2 | |
| FI83568C | Finland | C | |
| DK164011B | Denmark | B | |
| EP0145529B1 | European Patent Office (EPO) | B1 | |
| DK164011C | Denmark | C | |
| DE3485877D1 | Germany | D1 | |
| DE3485877T2 | Germany | T2 |
Numbers
- Publication, DOCDB
- 80596
- Publication, EPODOC
- GR80596
- Application
- 80596
- Application, DOCDB
- 840180596
- Application, EPODOC
- GR19840180596
Titles
- English
- SPLIT SCREEN SMOOTH SCROLLING ARRANGEMENT
Classification
- CPC, 2
- G09G5/346
- G06F3/14
- IPC, 5
- G06F3 0485
- G06F3 048
- G06F3 14
- G09G5 14
- G09G5 34
