Tunable transmon circuit assembly
12 claims: 2 independent, 10 dependent
- 1A system (150) comprising:a plurality of classical controls (130), a plurality of tunable transmon qubits (110) and a common digital-to-analog converter (158), wherein each classical control (130) is configured to provide a control flux to a tunable transmon qubit (110) of the plurality of tunable transmon qubits (110) and comprises a an RQL driver (132) providing current to a current loop (134) inductively coupled to the tunable transmon qubit (110);wherein each tunable transmon qubit (110) of the plurality of tunable transmon qubits (110) comprises: a first Josephson junction (112) on a first path between a transmission line and a circuit ground;second and third Josephson junctions (122, 124) arranged in parallel with one another on a second path between the transmission line and the circuit ground to form a direct current superconducting quantum interference device, DC SQUID (120), the DC SQUID (120) being in parallel with the first Josephson junction (112);a capacitor (116) in parallel with the first Josephson junction (112) and the DC SQUID (120) on a third path between the transmission line and the circuit ground as to form, in combination with the first path, an outer loop of the tunable transmon qubit (110);and a bias circuit (142, 162) configured to provide a constant bias flux to a selected one of the DC SQUID (120) and the outer loop of the tunable transmon qubit (110) in order to adjust a determined frequency curve of the tunable transmon qubit (110), the frequency curve representing a frequency of a first energy level transition as a function of a control flux;wherein the respective RQL drivers (132) associated with the plurality of tunable transmon qubits (110) are operatively connected to the common digital-to-analog converter (158).
- 8A method for constructing a system (150) comprising a plurality of tunable transmon qubits (110), a common digital-to-analog converter (158), and a plurality of classical controls (130), the method comprising:fabricating each tunable transmon qubit (110) of the plurality of tunable transmon qubits (110) comprising a first Josephson junction (112) on a first path between a transmission line and a circuit ground, second and third Josephson junctions (122, 124) arranged in parallel with one another on a second path between the transmission line and the circuit ground to form a direct current superconducting quantum interference device, DC SQUID (120) in parallel with the first Josephson junction (112), and a capacitor (116) in parallel with the first Josephson junction (112) and the DC SQUID (120) on a third path between the transmission line and the circuit ground as to form, in combination with the first path, an outer loop of the tunable transmon qubit (110);determining a frequency curve of the tunable transmon qubit (110);and providing, using a bias circuit (142, 162), a constant bias flux to one of the DC SQUID (120) and the outer loop of the tunable transmon qubit (110) in order to adjust the frequency curve of the tunable transmon qubit (110), the frequency curve representing a frequency of a first energy level transition as a function of a control flux;operatively connecting each tunable transmon qubit (110) of the plurality of tunable transmon qubits (110) to a classical control (130) configured to provide a control flux to the tunable transmon qubit (110) and comprising an RQL driver (132) providing current to a current loop (124) inductively coupled to the tunable transmon qubit (110);and operatively connecting each RQL driver (132) to the common digital-to-analog converter (158).
Independent claims2
35 paragraphs, as filed
<u>RELATED APPLICATION</u>
0001This application claims priority from <patcit id="pcit0001" dnum="US48512914" dnum-type="L"><text>U.S. Patent Application No. 14/485129, filed 12 September 2014</text></patcit>.
<u>TECHNICAL FIELD</u>
0002This application relates generally to quantum circuits, and more specifically, to a tunable transmon circuit assembly.
<u>BACKGROUND</u>
0003A classical computer operates by processing binary bits of information that change state according to the laws of classical physics. These information bits can be modified by using simple logic gates such as AND and OR gates. The binary bits are physically created by a high or a low energy level occurring at the output of the logic gate to represent either a logical one <i>(e.g.</i> high voltage) or a logical zero <i>(e.g.</i> low voltage). A classical algorithm, such as one that multiplies two integers, can be decomposed into a long string of these simple logic gates. Like a classical computer, a quantum computer also has bits and gates formed by circuit assemblies. Instead of using logical ones and zeroes, a quantum bit ("qubit") uses quantum mechanics to occupy both possibilities simultaneously. This ability means that a quantum computer can solve a large class of problems with exponentially greater efficiency than that of a classical computer.
0004<patcit id="pcit0002" dnum="WO2010028183A2"><text>WO 2010/028183 A2</text></patcit> discloses an apparatus and methods to enable active compensation for unwanted discrepancies in the superconducting elements of a quantum processor. A qubit may include a primary compound Josephson junction (CJJ) structure, which may include at least a first secondary CJJ structure to enable compensation for Josephson junction asymmetry in the primary CJJ structure. A qubit may include a series LC-circuit coupled in parallel with a first CJJ structure to provide a tunable capacitance. A qubit control system may include means for tuning inductance of a qubit loop, for instance a tunable coupler inductively coupled to the qubit loop and controlled by a programming interface, or a CJJ structure coupled in series with the qubit loop and controlled by a programming interface.
0005"<nplcit id="ncit0001" npl-type="s"><text>Development of a tunable transmon qubit in microstrip geometry" by Jochen Braumüller, Master thesis, Karlsruhe Institute of Technology, 12-12-2013</text></nplcit> discloses the development of a frequency tunable transmon qubit in microstrip geometry.
<u>SUMMARY</u>
0006The present invention is defined by the subject-matter of the independent claims. Preferred embodiments are defined by the dependent claims.
<u>BRIEF DESCRIPTION OF THE DRAWINGS</u>
0007The features, objects, and advantages of the hybrid qubit assembly will become more apparent from the detailed description set forth below when taken in conjunction with the drawings, wherein: <ul id="ul0001" list-style="none" compact="compact"><li><figref idref="f0001">FIG. 1</figref> illustrates a tunable transom qubit assembly;</li><li><figref idref="f0002">FIG. 2</figref> is a chart of a frequency of a first energy level transition, represented in gigahertz on the vertical axis, against an applied control flux, represented on the horizontal axis and given in units of the magnetic flux quantum, for a first qubit and a second qubit;</li><li><figref idref="f0002">FIG. 3</figref> is a chart of the difference in frequency of the first energy level transition between the first qubit and the second qubit in <figref idref="f0002">FIG. 2</figref> across a frequency band;</li><li><figref idref="f0003">FIG. 4</figref> is a chart of a frequency of the first energy level transition, represented in gigahertz on the vertical axis, against an applied control flux, represented on the horizontal axis and given in units of the magnetic flux quantum, Φ<sub>0</sub>, for the first qubit and a second qubit after a correcting bias has been applied to the first qubit;</li><li><figref idref="f0004">FIG. 5</figref> is a chart of the difference in frequency of the first energy level transition between the first qubit and the second qubit across a frequency band after a correcting bias has been applied;</li><li><figref idref="f0001">FIG. 6</figref> illustrates one implementation of a quantum circuit;</li><li><figref idref="f0003">FIG. 7</figref> illustrates one implementation of a quantum system using tunable transmon qubits;</li><li><figref idref="f0005">FIG. 8</figref> illustrates an example of a method 180 for constructing a tunable transmon qubit; and</li><li><figref idref="f0005">FIG. 9</figref> is a schematic block diagram illustrating an exemplary system of hardware components capable of implementing examples of the systems and methods disclosed in <figref idref="f0001 f0002 f0003 f0004 f0005">FIGS. 1-8</figref>.</li></ul>
<u>DETAILED DESCRIPTION</u>
0008The transmon qubit is considered to be one of the most promising devices for a scalable quantum computing architecture because of its long coherence time. The transmon qubit operates within a so-called circuit QED architecture, where the qubit is coupled strongly to a high Q resonator that functions simultaneously as a coupling bus, a filter, and a readout device. The inventors have found that, in order to minimize power dissipation on chip, a single flux control digital-to-analog converter (DAC) can be used to control multiple qubits, rather than one DAC per qubit. This type of multiplexing requires the qubits to be virtually identical throughout the operating range to avoid introducing errors. Unfortunately, current fabrication techniques for qubit assemblies allow for minor variations in the inductance and capacitance, causing deviation from desired state transition frequencies. A typical threshold for errors in quantum algorithms is one part in ten thousand.
0009A tunable transmon qubit assembly is capable of adjustments to a frequency of the state transitions associated with the qubit. The tunable assembly allows for at least one state transition, such as the first energy level transition, that is, the between the ground state and the first excited state, to be tuned to a common frequency. Accordingly, multiple transmon qubits can be controlled by a single DAC, allowing for a significant savings in power dissipation. This capability opens the way to large-scale integration of transmon qubits with local, on chip digital control circuitry.
0010<figref idref="f0001">FIG. 1</figref> illustrates a tunable transmon qubit assembly. The illustrated tunable transmon assembly 10 includes a first Josephson junction 12, having an inductance <i>I<sub>c</sub></i>, on a first path between a transmission line and a circuit ground. It will be appreciated that the illustrated qubit is a modification of a split junction qubit, but in view of the teachings herein, one of skill in the art would be able to modify a three-junction transmon qubit, a hybrid transmon/flux qubit, as set forth in copending <patcit id="pcit0003" dnum="US290457" dnum-type="L"><text>U.S. application, Serial No. 14/290,457</text></patcit>, or any other transmon qubit design in a similar manner to provide a tunable transmon qubit. Second and third Josephson junctions 16 and 18 are arranged in parallel with one another on a second path between a transmission line and a circuit ground to form a direct current superconducting quantum interference device (DC SQUID) 20, each having a inductance <i>αI<sub>c</sub>,</i> where <i>α</i> is a number between zero and one referred to herein as an asymmetry of the qubit assembly 10. The DC SQUID is arranged in parallel with the first Josephson junction. A capacitor 22 is arranged in parallel with the first Josephson junction and the DC SQUID on a third path between a transmission line and a circuit ground.
0011The tunable transmon qubit assembly 10 includes a bias circuit 22 that applies a constant bias flux to one or both of the DC SQUID 20 and the outer loop formed by the first and third paths. In the illustrated implementation, the bias is applied to the DC SQUID 20, but one of skill in the art will appreciate that a similar bias could be applied to the outer loop of the qubit assembly 10 in a similar fashion, or as part of a control flux applied to the qubit assembly.
0012The effects of the applied flux can best be understood with reference to <figref idref="f0002 f0003 f0004">FIGS. 2-5</figref>. <figref idref="f0002">FIG. 2</figref> is a chart 50 of a frequency of a first energy level transition, represented in gigahertz on the vertical axis 52, against an applied control flux, represented on the horizontal axis 54 and given in units of the magnetic flux quantum, Φ<sub>0</sub>, approximately equal to 2.068 × 10<sup>-15</sup> Webers for a first qubit and a second qubit. <figref idref="f0002">FIG. 3</figref> is a chart 60 of the difference in frequency 62 of the first energy level transition between the first qubit and the second qubit in <figref idref="f0002">FIG. 2</figref> across a frequency band. The vertical axis 64 represents the frequency difference in megahertz, and the horizontal axis 66 represents the first energy level transition frequency of the first qubit in gigahertz. It will be appreciated that the frequency curves of the first energy level transition for each of the first qubit 56 and the second qubit 58 differ in frequency across the entire range.
0013The frequency curves 56 and 58 have both a shape, defined as the peak-to-peak distance of the frequency curve. This is generally a function of the asymmetry, <i>α</i>, between the critical currents of the Josephson junctions 16 and 18 in the DC SQUID and the critical current of the Josephson junction 12 in parallel with the DC SQUID. By adjusting the bias provided to the DC SQUID, the shape of the curve can be altered as to flatten or increase a curvature of the frequency curve. Effectively, deviations from a desired value of the asymmetry of the qubit can be accounted for through a constant bias, and it will be appreciated that a bias can be implemented without the use of a separate DAC. Similarly, by adjusting the bias provided to the outer loop of the qubit assembly, the first energy level transition can be changed in a substantially uniform manner across the frequency band, such that the frequency curve is effectively translated upward or downward. In other words, a substantially constant value is added or subtracted from the frequency of the first energy level transition across a broad range of control fluxes. This can adjust for deviations of a desired capacitance of the capacitor 22 or a critical current of the first Josephson junction 12.
0014<figref idref="f0003">FIG. 4</figref> is a chart 70 of a frequency of the first energy level transition, represented in gigahertz on the vertical axis 72, against an applied control flux, represented on the horizontal axis 74 and given in units of the magnetic flux quantum, Φ<sub>0</sub>, for the first qubit and a second qubit after a correcting bias has been applied to the first qubit. It will be appreciated that the frequency curves for the two qubits have been brought into substantial alignment. <figref idref="f0004">FIG. 5</figref> is a chart 80 of the difference 82 in frequency of the first energy level transition between the first qubit and the second qubit across a frequency band after a correcting bias has been applied. The vertical axis 84 represents the frequency difference in megahertz, and the horizontal axis 86 represents the first energy level transition frequency of the first qubit in gigahertz. It will be appreciated that the difference in the transition frequency of the qubits has been sharply reduced, particularly within a region of interest 88.
0015<figref idref="f0001">FIG. 6</figref> illustrates one implementation of a quantum circuit 100. The circuit 100 includes a transmission line resonator 102 coupled to a tunable transmon qubit assembly 110 through a coupling capacitor 104. The tunable transmon qubit assembly 110 includes three parallel paths, a first path with a first Josephson junction 112, a second path with a shunting capacitor 116, and a third path with a DC SQUID 120. The DC SQUID 120 is formed from two Josephson junctions 122 and 124 connected in parallel.
0016A system control 126 is operatively connected to a classical control 130, such that the system control can control a magnitude of a control flux provided to the tunable transmon qubit 110. The system control 126 can be implemented, for example, as dedicated hardware, software or firmware executed on a general purpose computer, or some combination of software and dedicated hardware. The classical control 130 is configured to provide flux to the qubit to transition the qubit among quantum states as to perform quantum operations. The first classical control 130 includes an RQL driver 132 and a first current loop 134 inductively coupled to an outer loop of the tunable quantum circuit assembly 110.
0017The classical control can further include a first bias element 136 that provides a first constant bias current to the first current loop 134. The first bias current can be provided to correct for deviations from a desired value of the capacitance of the capacitor 104 or a critical current of the first Josephson junction. It will be appreciated that the bias element can instead be provided independently to a third current loop (not shown) to provide a bias flux to the qubit 100. A second bias element 142 provides a second constant bias current to a second current loop 144 inductively coupled to the DC SQUID 120. The second bias current can be provided to correct for errors in a desired asymmetry of the qubit 110. Accordingly, the limitations of current fabrication methodologies can be overcome to provide a qubit having specifications suitable for control of multiple qubits via a single digital-to-analog converter.
0018<figref idref="f0003">FIG. 7</figref> illustrates one implementation of a quantum system 150 using tunable transmon qubits. The system 150 includes a plurality of transmon qubit assemblies 152-155, for example, as illustrated in <figref idref="f0001">FIG. 6</figref>, all provided with a common control flux. In the illustrated implementation, each of the transmon qubit assemblies includes a classical control assembly with an RQL driver providing current to a current loop inductively coupled to the tunable transmon qubit. The RQL drivers associated with the plurality of transmon qubit assemblies are operatively connected to a common digital-to-analog converter (DAC) 158 that provides a control signal to the RQL drivers to provide a control flux to the qubits. It will be appreciated that by controlling multiple qubits with a single DAC, significant savings in power dissipation can be achieved.
0019The inventors have determined that, given fabrication technologies for quantum circuits, it is not currently feasible to create qubit assemblies to design standard sufficiently precise for common control of multiple assemblies. Specifically, minor variations in the inductance and capacitance, causing deviation from desired state transition frequencies. Accordingly, each qubit assembly 152-155 has an associated bias circuit 162-165 configured to provide a bias flux to its associated assembly as to adjust the frequency curve of the qubit to a desired standard for a frequency band of interest. Each bias circuit 162-165 can be configured to provide current to a current loop inductively coupled to the tunable transmon qubit. Through use of the bias circuits, large-scale integration of transmon qubits with local, on chip digital control circuitry can be facilitated.
0020In view of the foregoing structural and functional features described above, a methodology will be better appreciated with reference to <figref idref="f0005">FIG. 8</figref>. While, for purposes of simplicity of explanation, the methodology of <figref idref="f0005">FIG. 8</figref> is shown and described as executing serially, it is to be understood and appreciated that the present invention is not limited by the illustrated order, as some aspects could occur in different orders and/or concurrently with other aspects from that shown and described herein. Moreover, not all illustrated features may be required to implement the methodology.
0021<figref idref="f0005">FIG. 8</figref> illustrates an example of a method 180 for constructing a tunable transmon qubit. At 182, a transmon qubit is fabricated. For example, the transmon qubit can be fabricated via known methods for fabricating superconducting circuits. In one example, the transmon qubit comprises at least a first Josephson junction on a first path between a transmission line and a circuit ground, second and third Josephson junctions arranged in parallel with one another on a second path between the transmission line and the circuit ground to form a direct current superconducting quantum interference device (DC SQUID) in parallel with the first Josephson junction, and a capacitor in parallel with the first Josephson junction and the DC SQUID on a third path between the transmission line and the circuit ground as to form, in combination with the first path, an outer loop of the transmon qubit. It will be appreciated that the transmon qubit can include, for example, multiple Josephson junctions on the first path to use a three-junction configuration. At 184, a frequency curve of the transmon qubit is determined. For example, spectroscopic measurements of the first energy level transition frequency can be made at each of a plurality of control fluxes for the qubit, and an appropriate cure fitting algorithm can be applied to this data to provide the frequency curve.
0022At 186, a constant bias flux is provided to one of the DC SQUID and the outer loop of the transmon qubit to adjust a frequency curve of the transmon qubit, where the frequency curve represents a frequency of a first energy level transition as a function of a control flux. In one implementation, a constant bias flux to the outer loop as to translate the frequency curve, such that a substantially constant value is added or subtracted from the frequency of a first energy level transition across a range of control fluxes. This can be done by adding the constant bias flux to a control flux provided to the transmon qubit, or independently of the control flux provided to the transmon qubit. In another implementation, a constant bias flux is provided to the DC SQUID as to alter a peak-to-peak distance of the frequency curve. It will be appreciated, however, that these implementations are not exclusive, and that bias fluxes can be provided to each of the outer loop and the DC SQUID.
0023<figref idref="f0005">FIG. 9</figref> is a schematic block diagram illustrating an exemplary system 200 of hardware components capable of implementing examples of the systems and methods disclosed in <figref idref="f0001 f0002 f0003 f0004 f0005">FIGS. 1-8</figref>, such as the system control 126 of <figref idref="f0001">FIG. 6</figref>. The system 200 can include various systems and subsystems. The system 200 can be a personal computer, a laptop computer, a workstation, a computer system, an appliance, an application-specific integrated circuit (ASIC), a server, a server blade center, a server farm, etc.
0024The system 200 can includes a system bus 202, a processing unit 204, a system memory 206, memory devices 208 and 210, a communication interface 212 (e.g., a network interface), a communication link 214, a display 216 (e.g., a video screen), and an input device 218 (e.g., a keyboard and/or a mouse). The system bus 202 can be in communication with the processing unit 204 and the system memory 206. The additional memory devices 208 and 210, such as a hard disk drive, server, stand-alone database, or other non-volatile memory, can also be in communication with the system bus 202. The system bus 202 interconnects the processing unit 204, the memory devices 206-210, the communication interface 212, the display 216, and the input device 218. In some examples, the system bus 202 also interconnects an additional port (not shown), such as a universal serial bus (USB) port.
0025The processing unit 204 can be a computing device and can include an application-specific integrated circuit (ASIC). The processing unit 204 executes a set of instructions to implement the operations of examples disclosed herein. The processing unit can include a processing core.
0026The additional memory devices 206, 208 and 210 can store data, programs, instructions, database queries in text or compiled form, and any other information that can be needed to operate a computer. The memories 206, 208 and 210 can be implemented as computer-readable media (integrated or removable) such as a memory card, disk drive, compact disk (CD), or server accessible over a network. In certain examples, the memories 206, 208 and 210 can comprise text, images, video, and/or audio, portions of which can be available in formats comprehensible to human beings.
0027Additionally or alternatively, the system 200 can access an external data source or query source through the communication interface 212, which can communicate with the system bus 202 and the communication link 214.
0028In operation, the system 200 can be used to implement one or more parts of a navigation system in accordance with the present invention. Computer executable logic for implementing the system control 126 resides on one or more of the system memory 206, and the memory devices 208, 210 in accordance with certain examples. The processing unit 204 executes one or more computer executable instructions originating from the system memory 206 and the memory devices 208 and 210. The term "computer readable medium" as used herein refers to a medium that participates in providing instructions to the processing unit 204 for execution, and can include either a single medium or multiple non-transitory media operatively connected to the processing unit 204.
0029The invention has been disclosed illustratively. Accordingly, the terminology employed throughout the disclosure should be read in an exemplary rather than a limiting manner.
5 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4 Sheet 5
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| US12632763B2 | Cited by | United States of America | Search report |
| US2024412089A1 | Cited by | United States of America | Search report |
| WO2008089067A1 | Cites | World Intellectual Property Organization (WIPO) | – |
| WO03090162A2 | Cites | World Intellectual Property Organization (WIPO) | – |
| WO2010028183A2 | Cites | World Intellectual Property Organization (WIPO) | – |
| JENS KOCH ET AL: "Charge-insensitive qubit design derived from the Cooper pair box", PHYSICAL REVIEW A (ATOMIC, MOLECULAR, AND OPTICAL PHYSICS), AMERICAN PHYSICAL SOCIETY, USA, vol. 76, no. 4, 12 October 2007 (2007-10-12), pages 42319/1-19, XP002743747, ISSN: 1050-2947, DOI: 10.1103/PHYSREVA.76.042319 | Non-patent | – | – |
| D'ARRIGO A ET AL: "Optimal Operating Conditions of an Entangling Two-transmon Gate", NEW JOURNAL OF PHYSICS DEUTSCHE PHYSIKALISCHE GESELLSCHAFT UK, vol. 14, no. 5, May 2012 (2012-05), pages 53035/1-11, XP020222599, ISSN: 1367-2630 | Non-patent | – | – |
| Jochen Braumüller: "Development of a tunable transmon qubit in microstrip geometry Entwicklung eines stimmbaren Transmon-Qubits in Mikrostripgeometrie Master thesis of", , 12 December 2013 (2013-12-12), XP055663987, Retrieved from the Internet: URL:http://www.phi.kit.edu/publications/MA /2013_Braumueller.pdf [retrieved on 2020-04-29] | Non-patent | – | – |
| JOCHEN BRAUMÜLLER: "Development of a tunable transmon qubit in microstrip geometry Entwicklung eines stimmbaren Transmon-Qubits in Mikrostripgeometrie Master thesis of", 12 December 2013 (2013-12-12), XP055663987, Retrieved from the Internet <URL:http://www.phi.kit.edu/publications/MA/2013_Braumueller.pdf> [retrieved on 20200429] | Non-patent | – | Examiner |
13 members in 7 offices
Members13
| Document | Office | Kind | |
|---|---|---|---|
| CA2961588A1 | Canada | A1 | |
| US2016079968A1 | United States of America | A1 | |
| WO2016039973A1 | World Intellectual Property Organization (WIPO) | A1 | |
| AU2015315683A1 | Australia | A1 | |
| KR20170044137A | Republic of Korea | A | |
| US9685935B2 | United States of America | B2 | |
| EP3192017A1 | European Patent Office (EPO) | A1 | |
| JP2017533610A | Japan | A | |
| AU2015315683B2 | Australia | B2 | |
| JP6397566B2 | Japan | B2 | |
| KR101952165B1 | Republic of Korea | B1 | |
| CA2961588C | Canada | C | |
| EP3192017B1This record | European Patent Office (EPO) | B1 |
71 legal events, as 8 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Opt-out of the competence of the unified patent court (upc) registeredP01 | P01 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Patent ceasedCeasedPL | PL | CH | |
| Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal feeWithdrawnR119 | R119 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filedOpposition26N | 26N | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| No opposition filed against granted patent, or epo opposition proceedings concluded without decisionGrantedR097 | R097 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Deletion acc. to par. 5 (withdrawal of the translation of the ep patent)MK05 | MK05 | AT | |
| Patent invalid in the netherlands as no translation has been filedMP | MP | NL | |
| Invalidation of extension of european patentsMG9D | MG9D | LT | |
| European patents granted designating irelandGrantedFG4D | FG4D | IE | |
| Dpma publication of mentioned ep patent grantGrantedR096 | R096 | DE | |
| Reference to at number (ep patent validated in austria)REF | REF | AT | |
| Designated contracting statesAK | AK | EP | |
| European patent grantedGrantedFG4D | FG4D | GB | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: THE PATENT HAS BEEN GRANTEDSTAA | STAA | EP | |
| Grant fee paidORIGINAL CODE: EPIDOSNIGR3GRAS | GRAS | EP | |
| Intention to grant announcedINTG | INTG | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOSNIGR1GRAP | GRAP | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: GRANT OF PATENT IS INTENDEDSTAA | STAA | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Amendment of ipc main classPREVIOUS MAIN CLASS: G06N0099000000R079 | R079 | DE | |
| First examination report despatched17Q | 17Q | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: EXAMINATION IS IN PROGRESSSTAA | STAA | EP | |
| Request for validation of the european patent (deleted)DAV | DAV | EP | |
| Request for extension of the european patent (deleted)DAX | DAX | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAX | AX | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: REQUEST FOR EXAMINATION WAS MADESTAA | STAA | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADESTAA | STAA | EP |
Numbers
- Publication
- 3192017
- Application
- 157605593
Titles3
- German
- ABSTIMMBARE TRANSMON-SCHALTUNGSANORDNUNG
- English
- TUNABLE TRANSMON CIRCUIT ASSEMBLY
- French
- ENSEMBLE CIRCUIT À TRANSMON ACCORDABLE
Classification
- CPC, 6
- G06N10/40
- H03K3/38
- G06N10/20
- H03K3/012
- B82Y10/00
- H10N60/0912
- IPC, 3
- G06N10 00
- G06N10 40
- H10N60 01
Designated states38
- Contracting states, 38
- Albania
- Austria
- Belgium
- Bulgaria
- Switzerland
- Cyprus
- Czechia
- Germany
- Denmark
- Estonia
- Spain
- Finland
- France
- United Kingdom
- Greece
- Croatia
- Hungary
- Ireland
- Iceland
- Italy
- Liechtenstein
- Lithuania
- Luxembourg
- Latvia
and 14 moreShow fewer
- Monaco
- North Macedonia
- Malta
- Netherlands (Kingdom of the)
- Norway
- Poland
- Portugal
- Romania
- Serbia
- Sweden
- Slovenia
- Slovakia
- San Marino
- Türkiye
