Cell controller
9 claims: 1 independent, 8 dependent
- 1A cell controller (10) comprising:a unit cell voltage detecting section (7) which detects a voltage of each of unit cells (1) constituting a battery group through each of voltage detecting lines;and a SOC adjusting section which adjusts a state of charge (SOC) of each of the unit cells (1) and which has resistors (2) for SOC adjustment, switching elements (6) and a control unit (8) for exercising ON/OFF control on the switching elements (6);wherein each of the resistors (2) is inserted in series to each of the voltage detecting lines and the unit cell voltage detecting section (7) detects a voltage of each of the unit cells (1) through each of the resistors (7), and wherein the control unit (8) lets switching elements (6) corresponding to unit cells (1) to be adjusted enter an ON state at a time of SOC adjustment so that each of the resistors (2) inserted to each of the voltage detecting lines each led from positive and negative electrodes of the unit cells (1) to be adjusted is connected in series and each of the serially connected resistors (2) is connected in parallel to each of the unit cells (1) to be adjusted, characterised in that , when a unit cell voltage is detected by the unit cell voltage detecting section (7);the control unit (8) lets each of switching elements (6) corresponding to each of unit cells (1) whose voltage is to be detected and to each of unit cells (1) disposed at higher and lower sides of the each of the unit cells (1) whose voltage is to be detected enter an OFF state.
33 paragraphs in 5 sections, as filed
FIELD OF THE INVENTION
0001The present invention relates to a cell controller and more particularly to a cell controller having a unit cell voltage detecting section which detects a voltage of each unit cell constituting a battery group through each voltage detecting line and having a SOC adjusting section which adjusts a SOC of each unit cell and which has resistors for SOC adjustment, switching elements and a control unit for exercising ON/OFF control on the switching elements.
DESCRIPTION OF THE RELATED ART
0002<patcit id="pcit0001" dnum="US6208117B1"><text>US 6,208,117 B1</text></patcit> relates to a chargeable and dischargeable battery pack having a battery protection monitoring circuit comprising an input terminal from which a power supply activating signal is inputted from an external circuit to the protection monitoring circuit and a management circuit portion through a pack power supply control circuit, and for interrupting supply of electric power to said protection monitoring circuit when no power supply activating circuit signal is inputted to said input terminal, thus the self discharge of the battery is reduced when a battery pack is not used. The management circuit portion posts a state of the battery to the electronic apparatus and the protection circuit portion is not controlled by the management circuit portion. Thus the battery can be safely protected even when a bug or a runaway occurs in the MCU circuit of the management circuit portion.
0003Conventionally, as a charging control system of a battery group (battery pack), the charging/discharging control system has been used in which a charging/discharging apparatus is connected to a positive (+) terminal and a negative (-) terminal of the battery group. Moreover, in a lithium-ion battery having become commercially practical recently, a cell controller to measure a voltage of each unit cell making up a battery group and to perform SOC adjustment or quantity of electricity adjustment of each unit cell (in other words, to maintain cell balance) is used. The reason for requiring the SOC adjustment is that, if a charging state varies among unit cells, chargeable and dischargeable capacity (quantity of electricity) as the battery group becomes the smaller and a battery life is shortened. In the case of a nickel-hydrogen battery, by letting each unit cell making up a battery group enter an overcharging state, it is possible to maintain cell balance. However, in the case of the lithium-ion battery using a non-aqueous organic solvent for electrolyte, it becomes a problem in terms of safety of a battery if a unit cell falls into an overcharging state. Accordingly, a function of measuring a voltage of each unit cell and a function of adjusting SOC by which a charging state among unit cells can be made uniform are indispensable.
0004As technology of this type, a cell controller is disclosed having a unit cell voltage detecting circuit which detects a voltage of each unit cell constituting a battery group through each voltage detecting line and having a SOC adjusting circuit which adjusts a SOC of each unit cell and which has resistors, switching elements and a control unit for exercising ON/OFF control on the switching elements (ex. <patcit id="pcit0002" dnum="JP2005348457A"><text>JP-A-2005-348457</text></patcit>).
0005<figref idref="f0001">Fig. 2</figref> is a configuration example thereof. In this example, a SOC of each of four unit cells 1 connected in series is adjusted, and each of the resistors 2 for adjusting a unit cell SOC and each of FETs (Field-Effect Transistors) 6 embedded in an integrated circuit 5 are connected to each of the four unit cells 1. Moreover, a voltage of each of the unit cells 1 is inputted through each of RC (Resistor-Capacitor) filters each made up of each of resistors 3 and each of capacitors 4 to the unit cell voltage detecting section 7. The above RC filter is used for noise-reduction and its use is indispensable in HEVs (Hybrid Electric Vehicles) in which much engine spark noise and inverter noise occur particularly, and, in some cases, a LC (Inductor-Capacitor) filter capable of providing more excellent noise-reduction characteristic is employed. A bypass control section 8 exercises ON/OFF control on each of the FETs 6 to adjust a SOC of each of the unit cells 1. The SOC adjustment is carried out by an unillustrated upper controller which receives data on a voltage of each of the unit cells 1 from the integrated circuits 5 and which issues a control command to the integrated circuit 5.
0006However, in the conventional cell controller, when a short occurs among the voltage detecting lines, there is a fear of causing flows of large current, heat generation, smoke generation, ignition, or a like. To solve this problem, a method is available in which a fuse is inserted to a side of a unit cell of the voltage detecting line. However, the method has a disadvantage that it causes an increase in costs because the fuse has to be connected to all the voltage detecting lines. Moreover, in the technology disclosed in the above <patcit id="pcit0003" dnum="JP2005348457A"><text>JP-A-2005-348457</text></patcit>, the cell controller is miniaturized by integrating component elements of the SOC adjustment circuit other than the unit cell voltage detecting circuit and resistors for adjusting a voltage into an integrated circuit. However, the cell controller has a problem in that the number of terminals of the integrated circuit is large. The large number of terminals of the integrated circuit causes its package to be made large in size, resulting in increased costs.
SUMMARY OF THE INVENTION
0007The invention provides a cell controller according to claim 1. Further embodiments of the invention are described in the dependent claims.
0008In view of the above circumstances, an object of the present invention is to provide a cell controller which is capable of ensuring high safety even when a short occurs among voltage detecting lines without causing increased costs.
0009In the present invention, the resistors for SOC adjustment are inserted in series to the voltage detecting lines and the positive electrode and negative electrode of each of the unit cells are connected through each of the voltage detecting lines to the control circuit including the unit cell voltage detecting section, the switching elements or a like. Accordingly, currents flowing due to a short among the voltage detecting lines are limited and safety of the cell controller can be enhanced and, further, the resistors provided originally for SOC adjustment of each of unit cells are used also for a safety measure, thus preventing an increase in costs. In particular, in a configuration employed in the present invention, that the unit cell voltage detecting section, switching elements, and control section out of the SOC control section are housed in an integrated circuit, voltage detecting terminals used for connection of the unit cells to the unit cell voltage detecting section and conducting terminals used for connection of a drain and/or source of the switching element including FETs to the resistors for SOC adjustment are used commonly to reduce the number of the terminals, thereby enabling the reduction of costs for the integrated circuit.
0010In the embodiment of the present invention, no bypass currents flow at the time of detecting a voltage of each of the unit cells and no voltage drop caused by the resistors of SOC adjustment occurs, which enables the exact measurement of each of the unit cells. Further, when a configuration is employed that the control unit exercises control so that the unit cells whose voltage are to be detected are switched at every predetermined time, the bypass discharging by the resistors for SOC adjustment is stopped only at a time of detecting a voltage of each of the unit cells by using a simple circuit, for example, an oscillating circuit to detect a voltage of each of the unit cells. Furthermore, when a configuration is employed that the control section exercises control so that SOC adjustment is not performed simultaneously among unit cells adjacently disposed at higher and lower sides of each of unit cells constituting the battery group, normal conduction of the bypass current can be achieved. That is, if bypass discharging of unit cells adjacently disposed is performed at the same time, since no currents flow through the resistors for SOC adjustment connected to the voltage detecting lines commonly connected and no voltage drop occurs, resulting in the flow of bypass currents being larger than assumed, thus making it difficult to perform normal SOC adjustment of unit cells. In this configuration, in order to simplify the control, the control section may exercise control so that the unit cells to be adjusted are switched, at every predetermined time, between odd-numbered unit cells and even-numbered unit cells enumerated from a highest or lowest cell constituting the battery group. As described above, it is preferable that the unit cell voltage detecting section, switching elements, and control section making up the SOC adjusting section are housed in an integrated circuit. In a configuration of the present invention, all or part of the resistors is preferably located near the unit cells making up the battery group. The resistors except the resistors connected to a positive electrode of a highest unit cell and a negative electrode of a lowest unit cell out of the unit cells making up the battery group may be disposed near the unit cells constituting the battery group. Moreover, it is preferable that the cell controller further comprises capacitors connected in parallel through the resistors to each of unit cells making up the battery group, and the resistors and the capacitors function as a RC filter. The cell controller can suitably control a battery group operating as a power source for a hybrid electric vehicle.
0011According to the present invention, effects can be obtained that since the resistors for SOC adjustment are inserted in series into the voltage detecting lines and the positive electrode and negative electrode of each of the unit cells are connected through each of the voltage detecting lines to the control circuit including the unit cell voltage detecting section, the switching elements or a like, and since currents flowing due to a short among the voltage detecting lines are limited and safety of the cell controller can be enhanced, the resistors provided originally for SOC adjustment of each of unit cells are used also as a safety measure, thus preventing an increase in costs.
BRIEF DESCRIPTION OF THE DRAWINGS
0012<ul id="ul0001" list-style="none" compact="compact"><li><figref idref="f0001">Fig. 1</figref> is a block circuit diagram of a cell controller according to an embodiment of the present invention;</li><li><figref idref="f0001">Fig. 2</figref> is a block circuit diagram of a conventional cell controller;</li><li><figref idref="f0002">Fig. 3</figref> is a timing chart explaining an operation sequence of the cell controller of the embodiment; and</li><li><figref idref="f0003">Fig. 4</figref> is a timing chart explaining another operation sequence of the cell controller according to the embodiment.</li></ul>
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
0013Next, an embodiment of the cell controller of the present invention is described by referring to drawings.
(Constitution)
0014As shown in <figref idref="f0001">Fig. 1</figref>, the cell controller 10 includes a unit cell voltage detecting section 7 to detect a voltage of each of unit cells 1-1, 1-2, 1-3, and 1-4 making up a battery group through each of voltage detecting lines and a SOC adjusting circuit (SOC adjusting section) for adjusting a SOC of each of the unit cells 1 having SOC adjusting resistors 2-1, 2-2, 2-3, 2-4, and 2-5, FETs 6-1, 6-2, 6-3, and 6-4 serving as a switching element to supply a bypass current to the SOC adjusting resistors 2, and a bypass control section 8 serving as a control unit to exercise on/off control on the FETs 6.
0015The unit cell voltage detecting section 7, bypass control section 8, and FETs 6 (SOC adjusting circuit excluding the SOC adjusting resisters 2) are housed in the integrated circuit 5. The integrated circuit 5 is mounted in the control board 9 making up a main portion of the cell controller 10.
0016In this embodiment, four unit cells 1 making up a battery group each being connected in series are employed and each of voltage detecting lines routed from each terminal disposed between the highest-positioned unit cell 1 and the lowest-positioned unit cell 1 making up the battery group is connected to each of terminals of the integrated circuits 5 mounted on the control board 5 and power output from the terminals of the unit cells 1 is used as operating power for the integrated circuit 5. However, the start-up power for the integrated circuit 5 may be supplied from any outer unit other than the battery group (for example, from an upper controller operating to control the cell controller).
0017The resistors 2 for SOC adjustment are connected in series to the voltage detecting lines. That is, each of the voltage detecting lines routed from the positive and negative electrode of each unit cells 1 is connected to each of terminals of the integrated circuit 5 through each of the resistors 2 for SOC adjustment and, in the integrated circuit 5, each of the terminals of the integrated circuit 5 is connected to the unit cell voltage detecting section 7 and also to each drain of each of the FETs 6 (voltage detecting line routed from each positive electrode of each of the unit cells 1) through each of the resistors 2 for SOC adjustment or each source of the FETs 6 (voltage detecting line routed from each negative electrode of each of the unit cells 1) through each of the resistors 2 for SOC adjustment. A gate of each of the FETs 6 is connected to the bypass control section 8 and the FETs 6 are on/off controlled by the bypass control section 8.
0018Between terminals each being connected to each of the resistors 2 for capacitor adjustment is connected, in parallel, each of capacitors 4-1, 4-2, 4-3, and 4-4 and the capacitors 4 together with the resistors 2 for capacitor adjustment makes up a RC filter for the unit cell voltage detecting section 7. Moreover, in the conventional cell controller, the RC filter is inserted into the unit cell voltage detecting section 7 to reduce noise (see <figref idref="f0001">Fig. 2</figref>), however, in this embodiment, the resistors 2 for SOC adjustment serve also as the "R" of the RC filter and, therefore, by selecting a proper capacitor for the "C" of the RC filter, the same frequency characteristics as in the conventional can be obtained. Additionally, in this embodiment, the resistors 2-1 and 2-5 for SOC adjustment are mounted on the control board 9 and the resistors 2-2, 2-3, and 2-4 are disposed near the unit cells 1 and connected to the control board 9.
(Operation)
0019Next, operations of the cell controller 10 of this embodiment are described. Moreover, a unit making up the main control portion may be a CPU (Central Processing Unit) (not shown) mounted in the integrated circuit 5, or a host controller may exert control thereon.
0020First, when a unit cell voltage is detected by the unit cell voltage detecting section 7, the bypass control section 8 exercises control so that each of the unit cells 1 whose voltages are to be detected and each of the FETs 6 corresponding to each of the unit cells 1 positioned on the higher and lower sides of each of the unit cells whose voltages are to be detected enter an OFF state. This is for the reason that, by interrupting the bypass current flowing through the resistors 2 for SOC adjustment when a cell voltage is being measured, the unit cell voltage detecting section 7 measures a voltage accurately in a state where no voltage drop caused by the bypass current occurs. By repeating this operation on each of the unit cells 1-1, 1-2, 1-3, and 1-4 in order at every specified time, it is made possible to accurately detect a unit cell voltage in a state in which the bypass currents are interrupted periodically.
0021Moreover, the voltage detection is allowed to be made at appropriate time intervals and, therefore, SOC adjustment of each of unit cells 1 can be performed while the voltage detection is not being made, thus enabling operations to achieve cell balance. The bypass control section 8 exerts control while the SOC adjustment is being performed so that each of the FETs 6 corresponding to each of the unit cells 1 to be SOC-adjusted enters an ON state and so that each of the resistors 2 for SOC adjustment connected in series to each of the voltage detecting lines routed from each of the positive and negative electrodes of each of the unit cells to be adjusted and also each of the serially connected resistors 2 for SOC adjustment is connected in parallel to each of the unit cells 1 to be SOC -adjusted.
0022<figref idref="f0002">Figure 3</figref> shows an operation sequence of each component of the cell controller 10 of the embodiment. As shown in <figref idref="f0002">Fig. 3</figref>, by exercising control so as to let the FETs 6 enter an ON state (in the case of no need for the SOC adjustment, an OFF state is maintained) during the period of time described as "Bypass Control", operations of SOC adjustment of each unit cell 1 can be performed while the detection of a voltage is being made.
0023In order to exercise control not to simultaneously perform SOC adjustment over unit cells 1 adjacently disposed on the upper and lower sides of the unit cells 1, control is exercised on the control section side so as not to simultaneously permit the flow of bypass currents for the unit cells being adjacent to each other on the control side. Alternatively, the control may be exercised so that unit cells to be SOC-adjusted are switched, at every specified time, from unit cells positioned on the upper or lower side to odd-numbered unit cells and even-numbered unit cells. <figref idref="f0003">Figure 4</figref> shows an operation sequence in this case. In the example, the control is exercised so that, in every operation of detecting voltages of all unit cells 1, an object to be bypass-controlled is switched to odd-number unit cells and even-numbered unit cells.
(Effects or the like)
0024Next, effects or the like obtained by the cell controller 10 of the embodiment are described below.
0025In the cell controller 10 of the embodiment, the resistors 2 for SOC adjustment are connected serially to the voltage detecting lines and the positive and negative electrodes of each of the unit cells 1 are connected to the integrated circuit 5 via the voltage detecting lines and, therefore, currents flowing therein are limited even if a short occurs among the voltage detecting lines, thereby increasing safety of the cell controller 10 and, further, the resistors 2 to be originally used for SOC adjustment of each of the unit cells are also employed as a safety measure, thereby preventing an increase in costs.
0026Moreover, in the cell controller 10 of the embodiment, the SOC adjusting resistors 2-2, 2-3, and 2-4 are disposed near the unit cells 1 outside the control board 9. Therefore, even when a short occurs among the voltage detecting lines, the flow of currents are limited by the resistors 2, which enables the prevention of smoke generation, ignition, or the like. Also, the SOC adjustment for each of the unit cells 1 is performed by using two resistors 2 for SOC adjustment and, as a result, heat generation of each of the SOC adjusting resistors 2 can be prevented. Moreover, as is apparent from the comparison between <figref idref="f0001">Fig. 1 and Fig. 2</figref>, the number of resistors including the resistors 2 for SOC adjustment can be reduced.
0027Furthermore, the unit cell voltage detecting section 7, bypass control section 8, and FETs 6 are housed in the integrated circuit 5 and, therefore, the terminals used for the connection to the unit cell voltage detecting circuit and conducting terminals used to connect drains, sources, or the like of the FETs 6 to the SOC adjusting resistors 2 are used commonly, which enables the reduction of the number of terminals to be used, thus decreasing costs for manufacturing the integrated circuit. The number of the terminals in the conventional example shown in <figref idref="f0001">Fig. 2</figref> is 9, however, the number of the terminals in the embodiment shown in <figref idref="f0001">Fig. 1</figref> is successfully reduced to 7.
0028Additionally, in the above embodiment, the example is shown in which the SOC adjusting resistors 2-1 and 2-5 are mounted on the control board 9, however, the present invention is not limited to this and the SOC adjusting resistors 2-1 and 2-5, as in the case of the SOC adjusting resistors 2-2, 2-3, and 2-4, may be disposed near the unit cells 1 outside the control board 9.
(Industrial Applicability)
0029The present invention has industrial applicability since it provides the cell controller capable of ensuring high safety even when a short occurs among voltage detecting lines without causing increased costs, thus making the cell controller be contributable to its manufacturing and sales.
Contents5
3 sheets
Sheet 1 Sheet 2 Sheet 3
Every citation, both ways
| Document | Relation | Office |
|---|---|---|
| WO2006078850A2 | Cites | World Intellectual Property Organization (WIPO) |
| US6208117B1 | Cites | United States of America |
| Anonymous: "ATmega406 Preliminary"[Online] 1 July 2006 (2006-07-01), pages 1,116-120,136,223, XP002605949 ATMEL Corporation Retrieved from the Internet: URL:www.atmel.com/dyn/resources/prod_docum ents/doc2548.pdf> [retrieved on 2010-10-20] | Non-patent | – |
9 members in 4 offices; this record represents the family
Priority claims2
| Document | Office | Kind | Date |
|---|---|---|---|
| 2007188549 | Japan | – | |
| 2007188549 | Japan | A |
Members9
| Document | Office | Kind | |
|---|---|---|---|
| CN101350531A | China | A | |
| EP2017939A2 | European Patent Office (EPO) | A2 | |
| US2009021222A1 | United States of America | A1 | |
| JP2009027839A | Japan | A | |
| EP2017939A3 | European Patent Office (EPO) | A3 | |
| JP5060857B2 | Japan | B2 | |
| US8487590B2 | United States of America | B2 | |
| CN101350531B | China | B | |
| EP2017939B1This record | European Patent Office (EPO) | B1 |
35 legal events, as 4 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Change of applicant/patenteeR081 | R081 | DE | |
| Change of representativeR082 | R082 | DE | |
| Fee paymentPLFP | PLFP | FR | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Fee paymentPLFP | PLFP | FR | |
| No opposition filedOpposition26N | 26N | EP | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| No opposition filed against granted patent, or epo opposition proceedings concluded without decisionGrantedR097 | R097 | DE | |
| Fee paymentPLFP | PLFP | FR | |
| Dpma publication of mentioned ep patent grantGrantedR096 | R096 | DE | |
| Designated contracting statesAK | AK | EP | |
| European patent grantedGrantedFG4D | FG4D | GB | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Grant fee paidORIGINAL CODE: EPIDOSNIGR3GRAS | GRAS | EP | |
| Intention to grant announcedINTG | INTG | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOSNIGR1GRAP | GRAP | EP | |
| Party data changed (applicant data changed or rights of an application transferred)RAP1 | RAP1 | EP | |
| Request for examination filed (corrected)R17P | R17P | EP | |
| Request for examination filed17P | 17P | EP | |
| Designation fees paidAKX | AKX | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAX | AX | EP | |
| Search report despatchedORIGINAL CODE: 0009013PUAL | PUAL | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAX | AX | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 2017939
- Application
- 81533408
Titles3
- German
- Zellsteuerung
- English
- Cell controller
- French
- Contrôleur de cellules
Classification
- CPC, 9
- H02J7/54
- H01M10/482
- G01R31/396
- B60L58/12
- B60L58/22
- G01R31/52
- B60L58/15
- Y02T10/70
- Y02E60/10
- IPC, 5
- H02J7 00
- B60L11 18
- G01R31 36
- H01M10 48
- H02J7 02
Designated states3
- Contracting states, 3
- Germany
- France
- United Kingdom
