A thin film semiconductor device and method of manufacturing a thin film semiconductor device
Abstract
This record has no abstract on file.
Term
Term ended
Projected expiry passed 30 January 2024, 2.7 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
16 claims: 11 independent, 5 dependent
- 1Claims of equivalent WO 2004068536 A2 CLAIMS:1. A thin film semiconductor device including a substrate;and a number of thin film active layers of inorganic material that are deposited in layers on the substrate and wherein at least one active layer is printed onto one of the substrate and an underlying active layer.
- 2A semiconductor device as claimed in any one of the preceding claims, wherein the active layer is printed using a transfer printing process selected from a group consisting of offset lithography printing, block printing, stamp printing, relief printing, gravure printing, letterpress printing and screenprinting using colloidal inks.
- 5A semiconductor device as claimed in any one of the preceding claims, wherein each of the active layers is printed onto one of an underlying active layer and the substrate.
- 6A semiconductor device as claimed in any one of the preceding claims, which is in the form of a photovoltaic cell.
- 7A semiconductor device as claimed in any one of the preceding claims, which is in the form of a field effect transistor.
- 8A semiconductor device as claimed in any one of the preceding claims, which includes an active layer comprising a colloidal ink including an inorganic semiconductor material powder suspended in a solvent/binder carrier composition.
- 9A method of manufacturing a thin film semiconductor device, which includes depositing a number of thin film active layers of inorganic material onto a substrate, wherein at least one of the active layers is printed onto one of the substrate and an underlying active layer.
- 13A new thin film semiconductor device substantially as described in the specification.
- 14A thin film semiconductor device substantially as described in the specification with reference to and as illustrated in the accompanying diagrammatic drawings.
- 15A new method substantially as described in the specification.
- 16A method substantially as described in the specification with reference to and as illustrated in the accompanying diagrammatic drawings.
Independent claims11
39 paragraphs in 8 sections, as filed
Description of equivalent WO 2004068536 A2
A THIN FILM SEMICONDUCTOR DEVICE AND METHOD OF
MANUFACTURING A THIN FILM SEMICONDUCTOR DEVICE
FIELD OF INVENTION
0004THIS INVENTION relates to a thin film semiconductor device.
0005It also relates to a method of manufacturing a thin film semiconductor device.
BACKGROUND OF INVENTION
0007Semiconductor devices currently in production or under commercial development, can be classified in three categories: single crystalline silicon, bulk polycrystalline silicon or thin film semiconductor. The first two are expensive to produce and are aimed at the high end of the market. Most research and development is aimed at improving the efficiency and long-term stability of such devices with little regard to cost.
0008On the other hand, thin film semiconductors are generally intended for lower cost applications, where absolute efficiency and compactness is not a prerequisite. Long-term stability is still a desirable goal for existing thin film semiconductors because of the relatively high production costs and the high material costs of the substrate. Most commercial thin films semiconductor devices are based on hydrogenated amorphous silicon (a-Si:H) which may also contain nanocrystalline or microcrystalline phases deposited by various chemical vapour deposition (CVD) processes. The two main techniques are plasma enhanced CVD (PECVD) also know as glow discharge CVD and catalytic CVD (cat-CVD) also known as hot wire CVD (HWCVD). In the case of photovoltaic semiconductor devices, all CVD deposited thin film semiconductors and a-Si:H, in particular, suffer from light induced degradation (referred to as "the Staebler-Wronksi effect") which is most significant over the first few years of operation. Consequently, all commercial photovoltaic semiconductor devices are over-engineered so that they degrade according to the specification and are consequently fitted with regulators to keep the output voltage constant. In commercial semiconduction based solar cells, the substrate is typically glass which limits the size of the semiconductor device due to its mechanical stability and weight. Glass also has the added disadvantage of being rigid and brittle.
0009All commercial thin film transistors (TFT) are based on CVD deposited semiconductor films and involve extensive use of photolithography, masks and chemical etching. In high density transistor arrays, a vertical stacking sequence of different semiconductor layers is used. The deposition techniques for depositing the various semiconductor layers, including for the gate electrodes, are the same as for semiconduction based solar cells and the usual substrate is glass.
0010A major factor limiting the production of inexpensive semiconductor devices, is the use of vacuum deposition processes in the production. Such vacuum deposition processes are relatively expensive and as such, add significantly to the cost of producing semiconductor devices. Further , semiconductor layers deposited using CVD processes are relatively rigid and as such , do not combine well with flexible substrates . SUMMARY OF INVENTION
0011According to a first aspect of the invention there is provided a thin film semiconductor device including
0012a substrate; and
0013thin film active layers of inorganic material that are deposited in layers on the substrate, wherein at least one active layer is printed onto the substrate or an underlying active layer.
0014Any reference herein to an "active layer" must be interpreted to include a reference to a semiconductor layer, an insulator layer and metallic contacts.
0015The active layer may be printed using a transfer printing process selected from a group consisting of offset lithography printing, block printing, letterpress printing and screenprinting using colloidal inks.
0016The substrate may be of a material including cellulose. More particularly, the substrate may be of paper sheet material.
0017The semiconductor device may include an active layer comprising a colloidal ink which includes an inorganic semiconductor material powder suspended in a solvent/binder carrier composition.
0018Each of the active layers may be printed onto one of an underlying active layer and the substrate.
0019The semiconductor device may be in the form of a photovoltaic cell.
0020The semiconductor device may be in the form of a field effect transistor. According to a second aspect of the invention there is provided a method of manufacturing a thin film semiconductor device, including depositing a number of thin film active layers of inorganic material, wherein at least one active layer is printed onto one of the substrate and an underlying active layer.
0021Said one active layer may be printed using a transfer printing process selected from a group consisting of offset lithography printing, block printing, letterpress printing and screen printing using colloidal inks.
0022The method may include printing each active layer onto one of the substrate and an underlying active layer .
0023The method may include printing an active layer in the form of a colloidal ink which includes an inorganic semiconductor material powder suspended in a solvent/binder carrier composition, onto one of a substrate and an underlying active layer.
0024Any reference herein to "printing" an active layer onto a surface, must be interpreted sufficiently broadly to include coating methods such as spraying, brushing or spin coating an active layer onto a surface, i.e. methods in which no chemical or physical phase change of the coating material occurs during deposition.
0025Further features of the invention are described hereinafter by way of a non- limiting example of the invention, with reference to and as illustrated in the accompanying diagrammatic drawings. In the drawings:
0026Figure 1 shows cross-sections and top plan views showing the configuration of the various layers of a top gate metal semiconductor field effect transistor (MS- FET) according to a first example of the invention; Figure 2 shows cross-sections and top plan views showing the configuration of the various layers of a bottom gate MS-FET according to a second example of the invention;
0027Figure 3 shows a cross-section and top plan view showing the configuration of the various layers of a photovoltaic cell in accordance with a third example of the invention; and
0028Figure 4 shows a top plan view and cross-section showing the configuration of a photovoltaic battery in accordance with a fourth example of the invention;
EXAMPLE 1 :
0030Figure 1 shows a top gate MS-FET comprising three thin film semiconductor layers which are supported on a substrate 10 of paper sheet. The Applicant has found plain office paper such as Mondi Rotatrim wood free office paper, having a density of 80g/m<sup>2</sup>, to be suitable for the purpose. The first active layer comprises two spaced metallic conductors of, for example, colloidal silver such as Dupont Luxprint 5000, which comprises the source 12.1 and drain 12.2 of the field effect transistor. The metallic conductors forming the source and drain are printed directly onto the paper substrate 10 using an offset lithograph printing process. The source and drain contacts have layer thicknesses of 300 - 400 microns.
0031The second semiconductor layer is an intrinsic semiconductor layer 14 of colloidal nanocrystalline silicon (nc-Si) ink which is printed onto the first layer using an offset lithography printing process. The colloidal nc-Si material forming the semiconductor layer 14 is produced using 30mm diameter intrinsic silicon powder in a solvent-binder carrier. The applicant has found that other semiconductor nanopowders, for example, silicon carbide, cadmium sulphide, can be used for other applications. For example, doped semiconductor layers can be produced by replacing the intrinsic nanosilicon powder with doped nanosilicon material. The relative concentrations of the component substances in the nc-Si ink which is used to form the semiconductor layer 14, are determined by the viscosity of the ink required in the printing process. In this example, the solvent-binder carrier is a mixture of a polystyrene binder and chloroform as solvent. Other polymer binders which can be used include biopolymers such as cellulose acetate butyrate (CAB) in a variety of solvents such as ether and commercial lacquer thinners. The semiconductor layer 14 has a thicknesses of the order of 1 - 2 microns when a polystyrene binder and an offset lithography printing process is used.
0032The third active layer is in the form of a metallic conductor 16 of, for example, colloidal silver material such as Dupont Luxprint 5000, which is printed onto the second layer to form a gate electrode using an offset lithography printing process. Typically, the third layer has a thickness of between 300 and 400 microns.
0033The top gate MS-FET has a "cross" geometry wherein the top and bottom contacts extend at right angles to one another and can thus be connected directly into the interconnects. As such, this allows the interconnects to also be printed, either at the same time or subsequently if different layers are connected, making the production process simpler and cheaper.
0034The Applicant envisages that offset lithography printing will be used for printing the various semiconductor layers in the commercial production of semiconductor devices. However, the Applicant believes that various other printing techniques such as blockprinting, screenprinting, letterpress printing, relief printing, stamp printing, gravure printing and "printing" by spraying, brushing or spin coating a colloidal ink onto a substrate/active layer can also be used. The Applicant envisages further that an array of semiconductor devices similar to the MS-FET described in Example 1 , can be produced in a standard three-colour printing run. More elaborate heterostructures, including doped semiconductor layers can be produced by extending the number of "colours" in the printing process. With reference to Figure 5 of the drawings, the current-voltage characteristics of a prototype top gate MS-FET manufactured by the Applicant in accordance with the invention, are illustrated. The prototype MS-FET tested was equivalent to the top gate MS-FET described in Example 1 , with the only difference being that the various active layers were block printed instead of being printed in an offset lithography printing process.
EXAMPLE 2:
0036Figure 2 shows a bottom gate MS-FET comprising three thin film semiconductor layers which are supported on a substrate 10 of paper sheet. The bottom gate MS-FET is the same as the top gate MS-FET illustrated in Figure 1 , with the only difference being that the semiconductor layers have been reversed to form a bottom gate field effect transistor. This allows direct connection of other active components to the source and drain of the transistor for faster switching. The same reference numerals are used in Figure 2 to designate features of the bottom gate MS-FET that are the same as those of the top gate MS-FET shown in Figure 1. In this example, the same printing process and material used in the top gate MS-FET of Example 1 , is used for the various semiconductor layers.
0037With reference to Figure 6 of the drawings, the current-voltage characteristics of a prototype bottom gate MS-FET manufactured by the Applicant in accordance with the invention, are illustrated. The prototype MS-FET tested was equivalent to the bottom gate MS-FET described in Example 2, with the only difference being that the various active layers were block printed instead of being printed in an offset lithography printing process.
EXAMPLE 3:
0039With reference to Figure 3 of the drawings, a thin film semiconductor in the form of a photovoltaic cell 40 is shown which comprises an intrinsic semiconductor 24 (layer 2) sandwiched between two electrodes. More particularly, the photovoltaic cell comprises a first active layer in the form of a metallic base contact 22 of, for example, colloidal silver that is printed onto a major surface of a paper substrate 20 of plain white office paper such as Mondi Rotatrim wood free paper. The second active layer in the form an intrinsic semiconductor, is applied to the first layer. The second layer comprises, for example, colloidal nc-Si which is printed onto the first layer. A third active layer which forms a top contact is a transparent p-type conductor 26, for example, of colloidal indium tin oxide (ITO) such as Dupont Luxprint 7162E translucent conductor material, which is printed onto the second layer. The fourth layer which is optional, is in the form of a clear protective coating 28 of dielectric material such as a clear lacquer, which is printed onto the third layer.
0040The first and second layers are produced in the same manner as is described in Example 1 for the top gate MS-FET. The third layer is applied using an offset lithography printing process, however, the Applicant has successfully applied the third layer using block printing and brushing techniques in prototype semiconductor structures.
EXAMPLE 4:
0042This example shows a construction of a photovoltaic battery which comprises three layers which are deposited onto a paper substrate 20. The battery comprises three photovoltaic cells 40 which are connected in series. The first layer is in the form of a printed metallic base contact 50, for example, of colloidal silver which is printed onto the paper substrate 10. The second layer comprises a single intrinsic semiconductor layer or a semiconductor structure in n-i-p sequence comprising, for example, a colloidal nc-Si layer that is printed onto the first layer. The photovoltaic battery includes a third layer comprising a transparent top contact 54 of, for example, colloidal ITO, that is printed onto the second layer. It will be appreciated that individual battery cells are laid down as strips across the paper substrate 10 by overlapping the top and bottom contacts of neighbouring strips, the cells are automatically connected together in series. Only two external connections are then required: one at the base contact and one at the top contact. The various semiconductor layers are applied in a three or four colour offset lithography or letterpress printing process.
0043The open circuit voltage is the product of the number of strips times the cell emf. The width W of the strip determines the area of each cell and therefore for constant current density, the current produced. As such, the length L of the strip determines the number of cells in series and therefore the voltage across the battery.
0044The Applicant has found that paper fulfils all the necessary requirements for a cheap, robust and flexible substrate. With paper being hygroscopic, the Applicant envisages that it will be necessary to provide a water-resistant seal to protect the paper substrate against degradation due to the ingress of water. It is envisaged by the Applicant that this can be achieved with a varnish which would have to be transparent in the case of use in a solar cell or by keeping the device in a glass cabinet.
0045The Applicant envisages that a low cost solar cell device which can be replaced after several years of use, can be produced in accordance with the invention. Such low cost solar cell devices can also be used for disposable products such as trickle chargers and power supplies for cell phones and portable computers which make use of ambient light. The Applicant envisages that in such low cost solar cell devices, electrical connections can be made directly to the paper substrate either by crocodile clips or screws. The Applicant envisages further that the whole solar cell structure, with the exception of the external electrical connections, can be protected by a clear varnish which can also be printed onto the structure. For further protection from the external environment, the solar cell should be mounted in a glass cabinet.
0046The Applicant envisages further that TFT arrays using paper sheet substrates will have advantages over existing TFT arrays with regard to cost, flexibility and robustness for many applications. It is envisaged that in future developments, it will be possible to integrate a TFT array with any of the following display technologies on the same paper substrate to produce an integrated medium resolution display: crystal polymer, electroluminescent phosphors and e-lnk.
Contents8
10 members in 6 offices
Priority claims3
| Document | Office | Kind | Date |
|---|---|---|---|
| 200300849 | South Africa | – | |
| 200300849 | South Africa | A | |
| 2004000221 | International Bureau of the World Intellectual Property Organization (WIPO) | W |
Members10
| Document | Office | Kind | |
|---|---|---|---|
| WO2004068536A2 | World Intellectual Property Organization (WIPO) | A2 | |
| WO2004068536A3 | World Intellectual Property Organization (WIPO) | A3 | |
| EP1593163A2This record | European Patent Office (EPO) | A2 | |
| JP2006516819A | Japan | A | |
| US2006199313A1 | United States of America | A1 | |
| ZA200506095B | South Africa | B | |
| US8026565B2 | United States of America | B2 | |
| JP2012151480A | Japan | A | |
| EP1593163B1 | European Patent Office (EPO) | B1 | |
| ES2548627T3 | Spain | T3 |
92 legal events, as 11 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Announcement of lapse in spainLapsedFD2A | FD2A | ES | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Ep patent has lapsedLapsedEUG | EUG | SE | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Lapsed because of non-payment of the annual feeLapsedMM | MM | NL | |
| Ep patent has lapsedLapsedEUG | EUG | SE | |
| Patent ceasedCeasedPL | PL | CH | |
| Ep patent expiredExpiredMAE | MAE | FI | |
| Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal feeWithdrawnR119 | R119 | DE | |
| Change of representativeR082 | R082 | DE | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Change of the address of the representativeNEW ADDRESS: POSTFACH, 8032 ZUERICH (CH)PCAR | PCAR | CH | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Fee paymentPLFP | PLFP | FR | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Fee paymentPLFP | PLFP | FR | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Patent lapsedLapsedMM4A | MM4A | IE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filedOpposition26N | 26N | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| No opposition filed against granted patent, or epo opposition proceedings concluded without decisionGrantedR097 | R097 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Fee paymentPLFP | PLFP | FR | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Deletion acc. to par. 5 (withdrawal of the translation of the ep patent)MK05 | MK05 | AT | |
| Definitive protectionFG2A | FG2A | ES | |
| Translation of granted ep patentGrantedTRGR | TRGR | SE | |
| Dpma publication of mentioned ep patent grantGrantedR096 | R096 | DE | |
| European patents granted designating irelandGrantedFG4D | FG4D | IE | |
| Change of representativeR082 | R082 | DE | |
| Reference to at number (ep patent enters austrian national phase)REF | REF | AT | |
| European patent takes effect as a national patent in ch/liEP | EP | CH | |
| New agentNV | NV | CH | |
| Designated contracting statesAK | AK | EP | |
| European patent grantedGrantedFG4D | FG4D | GB | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Grant fee paidORIGINAL CODE: EPIDOSNIGR3GRAS | GRAS | EP | |
| Intention to grant announcedINTG | INTG | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOSNIGR1GRAP | GRAP | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Amendment of ipc main classPREVIOUS MAIN CLASS: H01L0029786000R079 | R079 | DE | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Party data changed (applicant data changed or rights of an application transferred)RAP1 | RAP1 | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Request for extension of the european patent (deleted)DAX | DAX | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAX | AX | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 1593163
- Application
- 47067533
Titles3
- German
- DÜNNFILM-HALBLEITERBAUELEMENT UND VERFAHREN ZUR HERSTELLUNG EINES DÜNNFILM-HALBLEITERBAUELEMENTS
- English
- A THIN FILM SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A THIN FILM SEMICONDUCTOR DEVICE
- French
- DISPOSITIF SEMI-CONDUCTEUR A FILM MINCE ET PROCEDE DE FABRICATION D'UN DISPOSITIF SEMI-CONDUCTEUR A FILM MINCE
Classification
- CPC, 19
- H10F77/211
- Y02E10/50
- Y10S977/775
- Y10S977/778
- Y10S977/785
- Y02P70/50
- H10F77/1692
- H10F19/31
- H10F71/103
- H10D30/061
- H10D30/875
- H10P14/2922
- H10P14/3241
- H10P14/3238
- H10P14/3402
- H10P14/3461
- H10P14/265
- H10P14/3411
- H10D62/83
- IPC, 11
- H01L21 336
- H01L21 338
- H01L27 142
- H01L29 49
- H01L29 812
- H01L31 0224
- H01L31 0392
- H01L31 20
- H05K1 03
- H05K3 10
- H10P14 26
Designated states2
- Contracting states, 1
- Türkiye
- Extension states, 1
- North Macedonia