Protection of power semiconductor components
Abstract
A method and a system for protecting the power semiconductor components used in the power stages of power electronics devices, such as frequency converters, wherein calculation modeling the degree of heating of the semiconductor junction of the power components (V11-V16) is used, wherein the degree of heating of the power components between the measurable outer surface or cooler and the internal semiconductor junction is determined on the basis of the dissipation power and a thermal network model of the component, wherein the temperature of the outer surface of the power component or the temperature of the cooler is measured, wherein the modeled temperature of the semiconductor junction is the sum of the measured temperature of the outer surface or cooler and the calculated degree of heating, and wherein, based on the modeled junction temperature, an alarm is issued or some other protective action is taken. In the method, the temperature of the semiconductor junction is calculated in real time, at least at time intervals equal to the shortest time constant in the thermal network model, on the basis of the heating caused by the dissipation power pulse produced during each current conduction cycle.

Term
Term ended
Projected expiry passed 18 March 2025, 1.5 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
8 claims: 4 independent, 4 dependent
- 1A method for protecting the power semiconductor components used in the power stages of power electronics devices, such as frequency converters, which uses calculation modeling the degree of heating of the semiconductor junction of the power components (V11-V16), wherein the degree of heating of the power components between the measurable outer surface or cooler and the internal semiconductor junction is determined on the basis of the dissipation power and a thermal network model of the component, wherein the temperature of the outer surface of the power component or the temperature of the cooler is measured, wherein the modeled temperature of the semiconductor junction is the sum of the measured temperature of the outer surface or cooler and the calculated degree of heating, and wherein, based on the modeled junction temperature, an alarm is issued or some other protective action is taken, characterized in that , in the method:the temperature of the semiconductor junction is calculated in real time, at least at time intervals equal to the shortest time constant in the thermal network model, on the basis of the heating caused by the dissipation power pulse produced during each current conduction cycle (t c ).
- 4A method according to claims 1 and 3, characterized in that , in the method:during the calculation interval (t s ), the dissipation power of the power semiconductor is assumed to remain constant (PEST), where the dissipation energy (PEST * t s ) caused by the said dissipation power is the same as the actual dissipation energy (E COND ) calculated on the basis of the response characteristics of the power component during the same calculation interval.
- 5A method according to claims 1, 3 and 4, characterized in that , in the method:the calculation of changes in the degree of heating is based on the use of coefficients (k 1 , k 5 ) calculated beforehand and tabulated in the control system, which coefficients have been calculated on the basis of power semiconductor-specific time constants and the constant calculation interval.
- 6A system (CU) for controlling the power semiconductor components used in the power stages of power electronics devices, especially frequency converters, which uses calculation modeling the degree of heating of the semiconductor junction of the power components (V11-V16), wherein the degree of heating of the power components between the measurable outer surface or cooler and the internal semiconductor junction is determined on the basis of the dissipation power and a thermal network model of the component, wherein the temperature of the outer surface of the power component or the temperature of the cooler is measured, wherein the modeled temperature of the semiconductor junction is the sum of the measured temperature of the outer surface or cooler and the calculated degree of heating, and wherein, based on the modeled junction temperature, an alarm is issued or some other protective action is taken, characterized in that it calculates the temperature of the semiconductor junction in real time, at least at time intervals equal to the shortest time constant in the thermal network model, on the basis of the heating caused by the dissipation power pulse produced during each current conduction cycle (t c ).
Independent claims4
23 paragraphs, as filed
0001The present invention relates to a method and a system for protecting the power semiconductor components, such as IGBTs, used in the power stages of power electronics devices.
0002The performance of a power electronics device, such as a frequency converter, is generally measured in terms of the maximum current obtained from it. The maximum current is normally determined according to the virtual junction temperature T<sub>j</sub> of the power semiconductors. In extreme conditions, the maximum semiconductor junction temperature specified by the manufacturer must not be exceeded without impairing reliable operation of the power semiconductor component and the device as a whole.
0003In principle, power components only deteriorate due to mechanical factors. Encapsulation of the components is generally implemented using a modular technique whereby the power semiconductor chips are attached to the surface of a copper layer placed on an insulating layer by soldering and connected with so-called bond wires to copper conductors. In this solution, large variations of the virtual junction temperature cause mechanical motion due to different thermal expansion coefficients of the materials used, which results in deterioration of the soldered and wire joints. Manufacturers therefore generally specify the service life of the modules in the form of graphs giving the number of heat cycles tolerated by the modules as a function of the range of temperature variation.
0004The heating of a power component between the measurable outer surface and the internal semiconductor junction results from the power dissipation occurring in it. The most significant factors affecting the power dissipation are load current and switching frequency. For example, for IGBT switches commonly used in frequency converters, the manufacturers publish data sheets with graphs from which the dissipation can be calculated as a function of these factors (dropout voltage as a function of current, and turn-on and turn-off dissipation as a function of current, voltage and control mode).
0005The junction temperature can not be measured directly for reasons of encapsulation, among others. To ensure a safe operating temperature, indirect methods have therefore been resorted to, generally via measurement of the cooler temperature. In this method, type tests and simulation calculations are used to determine the theoretical junction temperature as a function of the measured cooler temperature and the load of the device at one loading point at a time. It is then possible to define in the control system e.g. a programmatic maximum limit curve for the output current as a function of the measured cooler temperature and the set switching frequency.
0006The problem with traditional protection methods is that only a very rough guess at the actual junction temperature is obtained. For this reason, the design tends to be either overcautious or overcritical. For example, in the case of sudden loading impacts or very low motor feed frequencies, because of the thermal capacitances caused by the mechanics no conclusions can be drawn at all from the measured cooler temperature about the actual behavior of the temperature of the semiconductor junction.
0007Traditional protection methods also do not observe the temperature of a given individual power semiconductor, but they typically create a model of the degree of heating of an average component on the basis of a maximum current model formed from the current of all phases, and they thus only aim at indicating a theoretical maximum temperature. Therefore, e.g. at low frequencies (below 1 Hz), where the junction temperature of an individual power semiconductor may undergo even violent variations during a single cycle, this variation is not observed at all, but in principle only a maximum value selected from all the junction temperatures of the power semiconductors of the device.
0008In prior-art methods of protecting power semiconductors, the aim has thus been only to ensure that the specified maximum junction temperature is not exceeded. The effect of the dynamic behavior of the temperature on service life has only been taken into account in manual calculations.
0009The object of the present invention is to overcome the drawbacks of prior art and to achieve a completely new type of method for the protection of power semiconductor components. In the method of the invention, the intelligence and calculation capacity of the control circuits of power electronics devices, e.g. frequency converters, made to the standards of present-day technology are utilized for calculating the junction temperatures of power semiconductors in real time. Real-time calculation means that the temperature is calculated at time intervals at least equal to the shortest time constant in the thermal-network model of the component.
0010The advantages of knowing the junction temperature in real time include the following: <ul id="ul0001" list-style="bullet" compact="compact"><li>As the exact junction temperature is known, the full capacity of the device can be utilized safely in all situations e.g. via dynamic adjustment of the output current.</li><li>Reliability of the device is improved as overheat protection is applied directly to that critical part of the power electronics device which requires protection. For example, at low frequencies, where considerable temperature variation may occur during a single cycle of the output current, this provides a particularly great advantage.</li><li>In applications where the loading is of a highly cyclical nature (e.g. elevators) and therefore imposes a great strain on the junctions of the power module, the device can give a warning regarding maintenance required when the end of its service life is approaching as the safe number of thermal cycles specified for the power module is reached.</li></ul>
0011The details of the features characteristic of the protection method and protection system of the invention are presented in the claims below.
0012In the following, the invention will be described in detail with reference to an example and the attached drawings, wherein <ul id="ul0002" list-style="none" compact="compact"><li>Fig. 1 presents a voltage-controlled PWM-frequency converter,</li><li>Fig. 2 represents a thermal-network model of a power semiconductor module,</li><li>Fig. 3.1 - 3.3 represent one dissipation power pulse and a method of calculating the heating caused by it,</li><li>Fig. 4.1 - 4.2 represent two dissipation power pulses and a method of calculating the heating caused by them,</li><li>Fig. 5.1 - 5.2 represent the heating of one IGBT switch caused by the output current of the frequency converter during one half-cycle and a number of cycles,</li><li>Fig. 6.1 - 6.3 represent a current pulse of one IGBT switch of the frequency converter and the formation of dissipation energy components caused by it and uniform distribution of summed energy over the entire conduction cycle.</li></ul>
0013Fig. 1 presents a three-phase voltage-controlled PWM-frequency converter, which has a mains bridge 10 for rectifying a three-phase alternating voltage from a supply network, consisting of phase voltages U<sub>R</sub>, U<sub>S</sub>, U<sub>T</sub>, to produce an intermediate-circuit DC voltage U<sub>DC</sub>, and a load bridge (inverter) 11 for inverting the intermediate-circuit DC voltage to produce a variable-frequency three-phase alternating voltage consisting of phase voltages U<sub>U</sub>, U<sub>V</sub>, U<sub>W</sub>. The load bridge 11 is a full-wave bridge in which the power semiconductor switches V11 - V16 of each phase, with bypass diodes D11 - D16 connected in inverse-parallel with them, are controlled by a control unit 13 by pulse-width modulation. The mains bridge 10 is an uncontrolled full-wave bridge consisting of diodes D1-D6. The frequency converter is controlled by a control unit CU, which is also provided with a unit <i>U</i><sub><i>DC</i></sub> for measuring the intermediate circuit voltage and a unit <i>l</i><sub><i>m</i></sub> for measuring the output phase currents I<sub>U</sub>, I<sub>V</sub>, I<sub>W</sub>, which unit simultaneously measures the current flowing through the power semiconductor components.
0014According to the present invention, the control system of a power electronics device, especially a frequency converter, uses real-time calculation modeling the degree of heating of the junction temperature of an individual power semiconductor by a method according to a known theory as described below or by a simplified method derived from it. The final junction temperature is the sum of a measured cooler temperature and the calculated degree of heating, and the overheat protection of the device is based on the junction temperature thus modeled.
0015In the calculation, the control system can directly utilize the dropout voltage and switching energy graphs for the power semiconductor published by the manufacturer and stored e.g. in table format in the memory of the control system.
0016The thermal model for the power semiconductor module consists of a number of thermal resistances and thermal time constants of different magnitudes. The thermal model may comprise e.g. a thermal network as presented in Fig. 2, which comprises three time constants formed by thermal resistances R<sub>th1</sub> - R<sub>th3</sub> and thermal capacitances C<sub>th1</sub> - C<sub>th3</sub>. The magnitudes of the time constants depend on the structure of the component, the order of magnitude typically varying between 1 ms - 1 sec.
0017The heating and cooling caused by an individual rectangular power pulse are calculated in a known manner as follows (see Fig. 3.1 - 3.3): <ul id="ul0003" list-style="none"><li>1) A dissipation power pulse P1 (Fig. 3.1), whose duration is t1, is replaced by the sum of two continuous power pulses (Fig. 3.2), of which P1 starts at instant 0 and -P1 at instant t1.</li><li>2) As is known, the heating ΔT caused by the continuous power pulse P as a function of time follows the formula:<maths id="math0001"><img file="EP1583197A2_D0001.tif" /></maths> where the terms Ri and τi are thermal resistances and thermal time constants specified by the manufacturer.</li><li>3) The maximum heating caused by the power pulse according to the example at instant t1 is obtained by substituting in the formula (1) P = P1 and t = t1. The degree of heating later at instant t2 can be calculated from the same formula as the sum of the degrees of heating caused by the positive and negative power pulses, as follows (Fig. 3.3):<maths id="math0002" num="(2)"><math display="block"><mrow><mtext mathvariant="italic">ΔT</mtext><mtext>(</mtext><mtext mathvariant="italic">t</mtext><mtext>2) = </mtext><mtext mathvariant="italic">P</mtext><msub><mrow><mtext>1 × ƒ</mtext></mrow><mrow><mtext mathvariant="italic">ΔT</mtext></mrow></msub><mtext>(</mtext><mtext mathvariant="italic">t</mtext><mtext>2) - </mtext><mtext mathvariant="italic">P</mtext><msub><mrow><mtext>1 × ƒ</mtext></mrow><mrow><mtext mathvariant="italic">ΔT</mtext></mrow></msub><mtext>(</mtext><mtext mathvariant="italic">t</mtext><mtext>2 - </mtext><mtext mathvariant="italic">t</mtext><mtext>1)</mtext></mrow></math><img file="EP1583197A2_D0002.tif" /></maths></li><li>4) When the device is in operation, dissipation power pulses of different magnitudes follow each other as a continuous sequence. The overall heating caused by them is calculated according to the above example by summing the degrees of heating caused by each pulse. The principle is clarified by the example in Fig. 4.1 - 4.2, which presents the heating curves ΔT<sub>P1</sub>, ΔT<sub>-P1</sub>, ΔT<sub>P2</sub>, and ΔT<sub>-P2</sub> caused by two dissipation power pulses P1 and P2 of different magnitudes and the overall heating graph ΔT obtained as their sum.</li></ul>
0018Fig. 5.1 presents a simplified example of the characteristic behavior of the heating of one semiconductor, V11, in the frequency converter presented in Fig. 1 during a cycle t<sub>s</sub> corresponding to the switching frequency and during the positive half-cycle of the phase current. As shown in the figure, the rising portions of the phase current (e.g. the shaded current column marked in the figure) flow via IGBT V11, while the falling portions of the phase current correspondingly flow through the inverse bypass diode D14. Therefore, the heating ΔT<sub>V11</sub> of the IGBT increases when the current is flowing through it and decreases when no current is flowing through it. As can be inferred from Fig. 1 and 5.1, during the negative half-cycle of the output current I<sub>u</sub> both V11 and D14 have no current flowing through them at all, and thus their degree of heating falls during that time.
0019Fig. 5.2 presents a corresponding characteristic example of the behavior of the heating of IGBT V11 over a longer period of time. In the example it is assumed that in the initial situation the device is in a cooled-down state and at instant t1 an output current starts flowing at constant frequency and amplitude. According to the example in Fig. 5.1, the degree of heating of the IGBT increases during the positive half-cycles of the output current (e.g. time interval t1 - t2) and falls during the negative half-cycles (e.g. time interval t2 - t3). The average degree of heating ΔT<sub>ave</sub> increases during several cycles exponentially towards a final degree of heating ΔT<sub>end</sub> corresponding to the output current in accordance with the thermal time constants of the power semiconductor. The curve ΔT<sub>real</sub> represents the actual real-time behavior of the degree of heating of the IGBT, and modeling this behavior is the object of the protection method and system of the present invention. Prior-art modeling of the degree of heating corresponds primarily either to calculation of the final degree of heating or at best only to calculation of an average degree of heating.
0020As dissipation power pulses of different magnitudes follow each other as a continuous sequence, calculating the degree of heating perfectly according to the theory is a relatively laborious task that requires a high computing capacity. In practice, the calculation can be simplified without excessive detriment to accuracy e.g. according to the following principles applicable to a frequency converter: <ul id="ul0004" list-style="none"><li>1) All the dissipation energy components (turn-on energy, conducting-state dissipation energy and turn-off energy) accumulated during one conduction cycle of the semiconductor are summed, and this summed energy is assumed to have been produced from a uniform dissipation power distributed over the entire calculation period. The principle is clarified by the example in Fig. 6.1 - 6.3, which present one conduction cycle t<sub>c</sub> of semiconductor V11 in the frequency converter presented in Fig. 1. PACT represents the actual dissipation power curve produced during the conduction cycle and PEST the uniform dissipation power distributed over the entire duration of the conduction cycle t<sub>s</sub>, the time integral of which is the same as the time integral of P<sub>ACT</sub>. It is possible to proceed in this way without great error because the degree of heating is an accumulation-type function, so the total energy used in the calculation is decisive. This assumption significantly facilitates the calculation because the switching frequency is generally constant, which means that the duration of the switching cycle is also constant. Thus, the exponential term according to equation (1) can be calculated beforehand for a period of time of a length corresponding to the switching cycle, so the degree of heating can be calculated by multiplication.<maths id="math0003" num="(3)"><math display="block"><mrow><msub><mrow><mtext>ΔT = k</mtext></mrow><mrow><mtext>1</mtext></mrow></msub><msub><mrow><mtext> × P</mtext></mrow><mrow><mtext>EST</mtext></mrow></msub></mrow></math><img file="EP1583197A2_D0003.tif" /></maths> Executing the multiplication requires much less computing capacity than the calculation of the exponential term. Let it be noted that the calculation period used may also be a time interval longer than one conduction cycle, because generally the duration of a conduction cycle is much shorter than the shortest time constant in the thermal network model of the component, which is why the change occurring in the degree of heating during it is small. The essential thing is to take all the current pulses that have occurred during the calculation period into account in the calculation of dissipation. It is also possible that the conduction cycle is longer than the calculation period, e.g. when the output current of the frequency converter is the largest possible (6-step operation). </li><li>2) To calculate the dissipation power produced during one switching cycle (t<sub>s</sub>), the motor current can be assumed to remain constant during the entire conduction cycle (average value i<sub>ave</sub> = (i<sub>0</sub> + i<sub>1</sub>)/2), (see Fig. 6.2). The higher the switching frequency used, the better is the validity of this assumption. After a dropout voltage curve (threshold value V<sub>CEO</sub> and forward resistance r<sub>CE</sub>) and switching energy curves (E<sub>ON</sub> and E<sub>OFF</sub>) for the power semiconductor have been modeled for the control system e.g. by using parameters, the average dissipation power PEST produced during one switching cycle can be calculated as follows:<maths id="math0004" num="(4)"><math display="block"><mrow><msub><mrow><mtext>E</mtext></mrow><mrow><mtext>ON</mtext></mrow></msub><msub><mrow><mtext> = f(i</mtext></mrow><mrow><mtext>ave</mtext></mrow></msub><msub><mrow><mtext>, U</mtext></mrow><mrow><mtext>dc</mtext></mrow></msub><mtext>) (from turn-on energy curve on the data sheet)</mtext><mspace linebreak="newline" /><msub><mrow><mtext> E</mtext></mrow><mrow><mtext>OFF</mtext></mrow></msub><msub><mrow><mtext> = f(i</mtext></mrow><mrow><mtext>ave</mtext></mrow></msub><msub><mrow><mtext>, U</mtext></mrow><mrow><mtext>dc</mtext></mrow></msub><mtext>) (from turn-off energy curve on the data sheet)</mtext><mspace linebreak="newline" /><msub><mrow><mtext> U</mtext></mrow><mrow><mtext>ON</mtext></mrow></msub><msub><mrow><mtext> = V</mtext></mrow><mrow><mtext>CEO</mtext></mrow></msub><msub><mrow><mtext> + r</mtext></mrow><mrow><mtext>CE</mtext></mrow></msub><msub><mrow><mtext> * i</mtext></mrow><mrow><mtext>ave</mtext></mrow></msub><msub><mrow><mtext> (V</mtext></mrow><mrow><mtext>CEO</mtext></mrow></msub><msub><mrow><mtext> and r</mtext></mrow><mrow><mtext>CE</mtext></mrow></msub><mtext> obtained from data sheet)</mtext></mrow></math><img file="EP1583197A2_D0004.tif" /></maths><maths id="math0005" num="(5)"><math display="block"><mrow><msub><mrow><mtext>E</mtext></mrow><mrow><mtext>COND</mtext></mrow></msub><msub><mrow><mtext> = U</mtext></mrow><mrow><mtext>ON</mtext></mrow></msub><msub><mrow><mtext> * i</mtext></mrow><mrow><mtext>ave</mtext></mrow></msub><msub><mrow><mtext> * t</mtext></mrow><mrow><mtext>c</mtext></mrow></msub><msub><mrow><mtext> (conduction time t</mtext></mrow><mrow><mtext>c</mtext></mrow></msub><mtext> obtained from control circuits)</mtext></mrow></math><img file="EP1583197A2_D0005.tif" /></maths><maths id="math0006" num="(6)"><math display="block"><mrow><msub><mrow><mtext>P</mtext></mrow><mrow><mtext>EST</mtext></mrow></msub><msub><mrow><mtext> = (E</mtext></mrow><mrow><mtext>ON</mtext></mrow></msub><msub><mrow><mtext> + E</mtext></mrow><mrow><mtext>OFF</mtext></mrow></msub><msub><mrow><mtext> + E</mtext></mrow><mrow><mtext>COND</mtext></mrow></msub><msub><mrow><mtext>) / t</mtext></mrow><mrow><mtext>s</mtext></mrow></msub></mrow></math><img file="EP1583197A2_D0006.tif" /></maths></li><li>3) On the cooling curve following the power pulse, exponential calculations can be replaced with multiplications by using pre-calculated coefficients defined for multiples of the calculation period. For example, the heating caused by a power pulse P1 of a duration equal to the calculation period t<sub>s</sub> after the lapse of five calculation periods from the beginning of the power pulse can be calculated by determining on the basis of equation (2) a coefficient k<sub>5</sub> (negative number) that describes how much the heating decreases during the 4. calculation period following the end of the power pulse, by multiplying the magnitude of the power pulse by this coefficient and adding the result to the previous heating result as follows:<maths id="math0007" num="(7)"><math display="block"><mrow><msub><mrow><mtext>ΔT(5 × t</mtext></mrow><mrow><mtext>s</mtext></mrow></msub><msub><mrow><mtext>) = k</mtext></mrow><mrow><mtext>5</mtext></mrow></msub><msub><mrow><mtext> × P1 + ΔT(4 × t</mtext></mrow><mrow><mtext>s</mtext></mrow></msub><mtext>)</mtext></mrow></math><img file="EP1583197A2_D0007.tif" /></maths></li></ul>
0021When the exact behavior of the junction temperature is known, the control system can keep a record of the temperature variations (heat cycles), compare their number to the maximum numbers of cycles specified by the manufacturer, which have been fed into the control system, and issue a warning when their number (= expected service life of the power semiconductor) reaches the full count.
0022The junction temperature can also be displayed directly in degrees e.g. on the control panel of the frequency converter.
0023It is obvious to the person skilled in the art that different embodiments of the invention are not limited to the example described above, but that they may be varied within the scope of the claims presented below. Thus, the same method can be applied e.g. in the mains bridges of frequency converters, in the calculation of the heating of diodes, etc.
11 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4 Sheet 5 Sheet 6 Sheet 7 Sheet 8 Sheet 9 Sheet 10 Sheet 11
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| EP2768139A1 | Cited by | European Patent Office (EPO) | Search report |
| CN103718406A | Cited by | China | Search report |
| CN101997302A | Cited by | China | Search report |
| WO2012000545A1 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| EP2551982A1 | Cited by | European Patent Office (EPO) | Search report |
| WO2013014120A1 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| CN105718694A | Cited by | China | Search report |
| EP2579441A4 | Cited by | European Patent Office (EPO) | Examiner |
| US10101377B2 | Cited by | United States of America | Applicant |
| DE10203577A1 | Cites | Germany | Applicant |
| GB2337121A | Cites | United Kingdom | Search report |
| US5600575A | Cites | United States of America | Applicant |
9 members in 4 offices; this record represents the family
Priority claims2
| Document | Office | Kind | Date |
|---|---|---|---|
| 20040462 | Finland | – | |
| 20040462 | Finland | A |
Members9
| Document | Office | Kind | |
|---|---|---|---|
| FI20040462A0 | Finland | A0 | |
| US2005212679A1 | United States of America | A1 | |
| FI20040462A | Finland | A | |
| EP1583197A2This record | European Patent Office (EPO) | A2 | |
| US7176804B2 | United States of America | B2 | |
| FI118363B | Finland | B | |
| EP1583197A3 | European Patent Office (EPO) | A3 | |
| EP1583197B1 | European Patent Office (EPO) | B1 | |
| DK1583197T3 | Denmark | T3 |
76 legal events, as 10 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Opt-out of the competence of the unified patent court (upc) registeredP01 | P01 | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Declaration of willingness to licenceR084 | R084 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Notification of lapseLapsedST | ST | FR | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Patent ceasedCeasedPL | PL | CH | |
| Ep patent lapsedLapsedEBP | EBP | DK | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Change of applicant/patenteeR081 | R081 | DE | |
| Change of representativeR082 | R082 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filedOpposition26N | 26N | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| Patent lapsedLapsedMM4A | MM4A | IE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filed against granted patent, or epo opposition proceedings concluded without decisionGrantedR097 | R097 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Invalidated european patentMG4D | MG4D | LT | |
| Deletion acc. to par. 5 (withdrawal of the translation of the ep patent)MK05 | MK05 | AT | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Discontinued in the netherlands as no translation has been filedVDEP | VDEP | NL | |
| Discontinued in the netherlands as no translation has been filedVDEP | VDEP | NL | |
| Ep patent with danish claimsT3 | T3 | DK | |
| New agentNV | NV | CH | |
| Fee paymentPLFP | PLFP | FR | |
| Dpma publication of mentioned ep patent grantGrantedR096 | R096 | DE | |
| Reference to at number (ep patent validated in austria)REF | REF | AT | |
| European patents granted designating irelandGrantedFG4D | FG4D | IE | |
| European patent takes effect as a national patent in ch/liEP | EP | CH | |
| Designated contracting statesAK | AK | EP | |
| European patent grantedGrantedFG4D | FG4D | GB | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Grant fee paidORIGINAL CODE: EPIDOSNIGR3GRAS | GRAS | EP | |
| Intention to grant announcedINTG | INTG | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOSNIGR1GRAP | GRAP | EP | |
| Designation fees paidAKX | AKX | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAX | AX | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Information provided on ipc code assigned before grantRIC1 | RIC1 | EP | |
| Search report despatchedORIGINAL CODE: 0009013PUAL | PUAL | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAX | AX | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 1583197
- Application
- 50756519
Titles3
- German
- Schutz von Leistungshalbleiterbauelemente
- English
- Protection of power semiconductor components
- French
- Protection de composants de puissance semi-conducteurs
Classification
- CPC, 2
- H02H6/005
- H02H7/1216
- IPC, 2
- H02H6 00
- H02H7 12
Designated states36
- Contracting states, 30
- Austria
- Belgium
- Bulgaria
- Switzerland
- Cyprus
- Czechia
- Germany
- Denmark
- Estonia
- Spain
- Finland
- France
- United Kingdom
- Greece
- Hungary
- Ireland
- Iceland
- Italy
- Liechtenstein
- Lithuania
- Luxembourg
- Monaco
- Netherlands (Kingdom of the)
- Poland
and 6 moreShow fewer
- Portugal
- Romania
- Sweden
- Slovenia
- Slovakia
- Türkiye
- Extension states, 6
- Albania
- Bosnia and Herzegovina
- Croatia
- Latvia
- North Macedonia
- Yugoslavia, later Serbia and Montenegro (until 2006)