EP1536565A1

Signal processing device, signal processing method, delta-sigma modulation type fractional division pll frequency synthesizer, radio communication device, delta-sigma modulation type d/a converter

Abstract

A fractional frequency divider (28) includes a latch (31) for holding frequency division data, a ΔΣ modulator (33), a digital dither circuit (32) for receiving a digital input F representing fraction part of the frequency division data from the latch (31) and supplying a digital output alternately changing between F+k and F-k (where k is an integer) or a F value itself to the ΔΣ modulator (33), and circuit means (34 through 38) for executing fractional frequency division based on integer part (M value) of the frequency division data and an output of the ΔΣ modulator (33). The digital dither circuit (32) is useful for suppressing a spurious signal generated as a result of concentration of quantization noise at a particular frequency when the ΔΣ modulator (33) receives a particular F value (e.g., F=2n-1).

EP1536565A1, drawing sheet 1 — Sheet 1 of 9

Term

Term ended

Projected expiry passed 27 August 2023, 3.1 years ago.

9 claims: 4 independent, 5 dependent

1
A signal processing device characterized by comprising:a delta-sigma modulator;and a digital dither circuit, provided between the digital input and the delta-sigma modulator, for selectively supplying to the delta-sigma modulator a digital output which has been discretely changed from a digital input and of which a time average corresponds to the digital input or the digital input, according to a value for the digital input.
5
A signal processing method characterized in that when a given digital input is a particular value, a digital output which has been discretely changed from the digital input and of which a time average corresponds to the digital input is supplied to a delta-sigma modulator, and when the digital input is a value other than the particular value, the digital input is supplied to the delta-sigma modulator.
6
A delta-sigma modulation type fractional frequency division PLL frequency synthesizer which includes a phase locked loop (PLL) having a fractional frequency divider, the synthesizer characterized in that the fractional frequency divider includes a latch for holding given division data, a delta-sigma modulator, a digital dither circuit, provided between the latch and the delta-sigma modulator, for receiving a digital input representing fraction part of the frequency division data from the latch and selectively supplying to the delta-sigma modulator a digital output which has been discretely changed from the digital input and of which a time average corresponds to the digital output or the digital input, according to a value for the digital input, and circuit means for executing a fractional frequency division based on integer part of the frequency division data and an output of the delta-sigma modulator.
9
A delta-sigma modulation type D/A converter characterized by comprising:a delta-sigma modulator;a digital dither circuit, provided between the digital input and the delta-sigma modulator, for selectively supplying to the delta-sigma modulator a digital output which has been discretely changed from a digital input and of which a time average corresponds to the digital input or the digital input, according to a value for the digital input;and filter means for removing quantization noise contained in an output of the delta-sigma modulator to obtain a desired analog output.

Independent claims4

47 paragraphs in 5 sections, as filed

TECHNICAL FIELD

0001The present invention relates to a signal processing device, a signal processing method, a delta-sigma modulation type fractional frequency division PLL frequency synthesizer, a radio communication device and a delta-sigma modulation type D/A converter.

BACKGROUND ART

0002A delta-sigma (ΔΣ) modulator has a circuit configuration which performs feedback of quantization noise generated in an output to an input via a delayer and sometimes is called "sigma-delta (ΣΔ) modulator" or "noise shaper" because of its function of biasing quantization noise to the high frequency band.

0003When a frequency synthesizer including a phase locked loop (PLL) is used for a radio communication device such as a cellular phone, in order to ensure many available bands, it is required to change an output frequency with a smaller step size than the frequency of a reference signal. As a frequency synthesizer to meet this requirement, a ΔΣ modulation fractional frequency division PLL frequency synthesizer has been known. An exemplary ΔΣ modulation fractional frequency division PLL frequency synthesizer is described in United State Patent No. 5,070,310. In the PLL frequency synthesizer, a fractional frequency divider for frequency-dividing an output of a voltage control oscillator to feedback the output to a phase comparator includes a ΔΣ modulator and a digital value F representing fraction part (non-integer part) of frequency division data is given to the ΔΣ modulator.

0004Moreover, a high accuracy digital/analog (D/A) converter including a ΔΣ modulator, i.e., a ΔΣ modulation D/A converter is used for an audio device and the like.

DISCLOSURE OF INVENTION

0005With the ΔΣ modulation fractional frequency division PLL frequency synthesizer, assuming that the frequency of the reference signal given to the phase comparator is Fref and the digital value F representing fraction part of the frequency divided data is binary data of n (n is an integer), an output frequency step size equal to Fref × (F/2n) can be achieved. However, it has been pointed out as a problem that as a result of concentration of quantization noise at a particular frequency when the ΔΣ modulator receives a particular F value (e.g., F=2n-1), a spurious signal is generated. Then, in a known manner, n takes a large value (Fref=26 MHz, n=24 in the above-described United State Patent) and F, which may be a problem, is substituted by F+1 or F-1. Accordingly, two problems, i.e., (1) a problem in which circuit scale is increased and (2) a problem in which an output frequency is slightly shifted from a desired frequency, arise.

0006With a ΔΣ modulation D/A converter, spurious problems arise such as those described above, which depends on a digital input of ΔΣ modulator.

0007An object of the present invention is to suppress concentration of quantization noise at a particular frequency.

0008To achieve the above-described object, the present invention uses a signal processing device which has a configuration including, in addition to a delta-sigma modulator, a dither circuit, located between a digital input and the delta-sigma modulator, for selectively supplying a digital signal which has been discretely changed from the digital input and of which a time average corresponds to the digital input. Thus, even if a bit width of the digital input is not increased, concentration of quantization noise at a particular frequency can be suppressed.

0009The signal processing device can be applied to a fractional frequency division PLL frequency synthesizer, an A/D converter, a radio communication device and the like.

0010According to the present invention, a dither circuit, located between a digital input and the delta-sigma modulator, for selectively supplying a digital signal which has been discretely changed from the digital input and of which a time average corresponds to the digital input is adopted. Thus, even if a bit width of the digital input is not increased, concentration of quantization noise at a particular frequency can be suppressed. Therefore, a known spurious problem can be dissolved and also a desired output frequency can be obtained.

BRIEF DESCRIPTION OF DRAWINGS

0011<ul id="ul0001" list-style="none" compact="compact"><li>FIG. 1 is a block diagram illustrating the configuration of a cellular phone according to an embodiment of the present invention.</li><li>FIG. 2 is a block diagram illustrating the internal configuration of a ΔΣ modulation fractional frequency division PLL frequency synthesizer shown in FIG. 1.</li><li>FIG. 3 is a block diagram illustrating the internal configuration of a digital dither shown in FIG. 2.</li><li>FIGS. 4(a) and 4(b) are timing charts describing the operation of the digital dither circuit shown in FIG. 3.</li><li>FIG. 5 is a graph showing simulation results for quantization noise in the ΔΣ modulation fractional frequency division PLL frequency synthesizer of FIG. 2.</li><li>FIG. 6 is a block diagram illustrating the configuration of a ΔΣ modulation type D/A converter according to an embodiment of the present invention.</li></ul>

BEST MODE FOR CARRYING OUT THE INVENTION

0012FIG. 1 is a block diagram illustrating a cellular phone (radio communication device) to which a ΔΣ modulation fractional frequency division PLL frequency synthesizer according to the present invention is applied. The cellular phone shown in FIG. 1 includes a ΔΣ modulation fractional frequency division PLL frequency synthesizer 2, a frequency divider (DIV) 3, a modulator/demodulator (mixer) 4, a gain control amplifier (GCA) 5, a low-pass filter (LPF) 6, an analog/digital (A/D) converter 7, an digital/analog (D/A) converter 8, a base band LSI 9, a speaker 10, microphone 11, a changing switch 12, an antenna 13, a low noise amplifier 14 and a driver amplifier 15. Fo denotes an output signal of the ΔΣ modulation fractional frequency division PLL frequency synthesizer.

<The configuration of the PLL frequency synthesizer

0013FIG. 2 is a block diagram illustrating an internal configuration of the ΔΣ modulation fractional frequency division PLL frequency synthesizer 2 of FIG. 1. Referring to FIG. 2, the PLL frequency synthesizer 2 includes a reference frequency source 21, a coupling capacitor 22, a reference frequency divider (R) 23, a phase comparator (PD) 24, a charging pump (CP) 25, a low-pass filter (LPF) 26, a voltage control oscillator (VCO) 27, and a fractional frequency divider 28. The phase comparator 24, the charging pump 25, the low-pass filter 26, the voltage control oscillator 27 and the fractional frequency divider 28 together form a phase locked loop (PLL). The fractional frequency divider 28 is a pulse swallow frequency divider and includes a latch 31, a digital dither circuit 32, a ΔΣ modulator 33, an adder 34, a prescaler 35, an A counter 36, an N counter 37, and a modulus controller 38.

<The operation of the PLL frequency synthesizer

0014In the ΔΣ modulation fractional frequency division PLL frequency synthesizer 2 of FIG. 2, the fractional frequency divider 28 performs frequency division of an output signal Fo of the voltage control oscillator 27. A comparative signal Fdiv obtained through the frequency division is returned to the phase comparator 24. The phase comparator 24 detects a phase difference between the reference signal Fref and the comparative signal Fdiv and gives a voltage pulse having a pulse width according to the phase difference to the charging pump 25. The charging pump 25 becomes in one of three states, i.e., a state in which a current is discharged, a state in which a current is drawn, and a state in which impedance is high, according to an output of the phase comparator 24 and gives a charging pump output current to the low-pass filter 26. The charging pump output current is smoothed and voltage-converted by the low-pass filter 26 to be a control voltage of the voltage control oscillator 27.

<The operation of the fractional frequency divider

0015Next, the operation of the fractional frequency divider 28 of FIG. 2 will be described. (P+1) frequency division by the prescaler 35 is executed to the output signal Fo of the voltage control oscillator 27 and then is received by the A counter 36 and N counter 37. The A counter 36 counts the output signal Fo of the voltage control oscillator 27, which has been (P+1) frequency-divided, at A times and then outputs a pulse. In response to this, the modulus controller 38 changes a frequency division number for the prescaler 35 from (P+1) to P. Next, the N counter 37 counts the output signal Fo of the voltage control oscillator 27, which has been P frequency-divided, at (N-A) times and then outputs a pulse to the phase comparator 24 and the modulus controller 38. In response to this, the frequency division number of the prescaler 35 is changed to (P+1).

0016The frequency division number of the output signal Fo of the voltage control oscillator 27 is (P+1) x A until the A counter 36 outputs an output and is P x (N-A) until the N counter 37 outputs an output. Therefore, if respective frequencies of an output signal and a reference signal are assumed to be Fo and Fref, the following equation holds.<maths id="math0001"><img file="EP1536565A1_D0001.tif" /></maths> Even when P=2n (n is an integer), the number of available bands can be increased by changing A in Equation 1.

0017To further increase the number of available bands, the ΔΣ modulator 33 is provided. Moreover, to dissolve the spurious problem, the digital dither circuit 32 is provided between the latch 31 and the ΔΣ modulator 33. The latch 31 holds given frequency division data DATA. Note that in FIG. 2, CLOCK denotes a clock signal and STROBE denotes a strobe signal. The frequency division data DATA includes a digital value M representing integer part and a digital value F representing fraction part (non-integer part). The F value is an n bit binary data. The digital dither circuit 32 receives the F value from the latch 31 and supplies a digital output which has been discretely changed from the F value and of which the time average corresponds to the F value or the F value as it is to the ΔΣ modulator 33 according to a SELECT signal. Specifically, when the SELECT signal is low, the F value, as it is, is supplied to the ΔΣ modulator 33. When the SELECT signal is high, the digital output to be supplied to the ΔΣ modulator 33 is periodically changed to F+k or F-k (k is an integer, e.g., 1). Then, based on an M value given by the latch 31 and the output of the ΔΣ modulator 33, fractional frequency division by the prescaler 35, the A counter 36 and the N counter 37 is executed. As a result, whether or not the SELECT signal exists, the following equation holds.<maths id="math0002"><math display="block"><mrow><mtext>[Equation 2]</mtext></mrow></math><img file="EP1536565A1_D0002.tif" /></maths> Fo = ((P × N + A) + F/2n) × Fref Thus, an output frequency step size equal to Fref x (F/2n) is achieved. That is, in a normal operation state, an average frequency Fo of an output signal can be changed with a smaller step size than the frequency Fref of the reference signal, so that the reference frequency Fref can be set at a large level. Thus, a PLL frequency synthesizer having excellent lockup characteristics can be obtained.

<The internal configuration and operation of the digital dither circuit

0018FIG. 3 is a block diagram illustrating the internal configuration of the digital dither circuit 32 of FIG. 2. Referring to FIG. 3, the digital dither circuit 32 includes a 1/2 frequency divider 41, selectors 42 and 45, an adder 43, and a selection circuit 44.

0019The selection circuit 44 outputs Fdiv as EFdiv when the SELECT signal is high, and outputs a fixed value as EFdiv when the SELECT signal is low.

0020The 1/2 frequency divider 41 generates a clock signal DFdiv having a half frequency of a frequency of the comparative signal EFdiv from the selection circuit 44.

0021The selector 42 receives a clock signal DFdiv from the 1/2 frequency divider 41 at an S input, and selects a positive constant value or a negative constant value alternately in a manner in which a positive constant value [+ k (A input)] is selected when the logic level of the S input is low, and a negative constant value [-k (B input)] is selected when the logic level of the S input is high.

0022The adder 43 receives the F value from the latch 31 at the A input and the constant value [±k] from the selector 42 at the B input, and performs addition operation A+B when a rise pulse of the comparator signal EFdiv is given as a CK input to periodically change a Y output to F+k or F-k.

0023The selector 45 receives the F value from the latch 31 at the A input, the Y output from the adder 43 at the B input, and the SELECT signal at the S input. The selector 45 selects the F value (A input) when the logic level of the S signal, i.e., the SELECT signal is low, and selects as the Y output the Y output (B input) of the adder 43 when the logic level of the SELECT signal is high.

0024As has been described, the Y output of the selector 45, i.e., F±k or F is finally supplied to the ΔΣ modulator 33 by the SELECT signal. Change of the SELECT signal will be described later. FIGS. 4(a) and 4(b) illustrate the operation of the digital dither circuit 32.

0025FIG. 5 is a graph showing simulation results for quantization noise in the ΔΣ modulation fractional frequency division PLL frequency synthesizer of FIG. 2. In this case, assuming that Fref = 6.5 MHz, M=778, F=128, n=8, and k=1, a second order two-stage modulator is used as the ΔΣ modulator 33.

0026From FIG. 5, it can be seen that frequency-response characteristics of quantization noise are inclined and quantization noise in the low frequency band is reduced, compared to the case where no ΔΣ modulation is executed. The time average of frequency division number in the fractional frequency divider 28 is 778.5, which totally corresponds to a desired frequency division number. Furthermore, no concentration of quantization noise in a particular frequency number is not caused. If it is taken into consideration that when the digital dither circuit 32 is not provided and the F value (= 128 = 27), as it is, is given to the ΔΣ modulator 33, a large spectrum appears around 800 kHz, great effects of the digital dither circuit 32 can be achieved.

0027Note that the configuration of the digital dither circuit 32 is not limited to that of FIG. 3. The digital dither circuit 32 may have a circuit configuration in which according to the given F value, (1) the F value as it is or (2) a value which has been obtained by randomly obtaining F+k and F-k in unspecific periodical intervals and of which the time average corresponds to the time average of the F value is transmitted to the ΔΣ modulator 33.

0028SELECT signal change is performed so as to randomly obtain F+k and F-k in unspecific periodical intervals and output a digital signal of which the time average corresponds to the F value to the ΔΣ modulator 33 only when the F value is a particular value (e.g., F=2n-1, 2n-2 and so on), and the F value itself to the ΔΣ modulator 33 when the F value is a value other than the particular value in order to suppress spurious which occurs as a result of concentration of quantization noise in a particular frequency. Specifically, the SELECT signal is changed to be high when the given F value is a particular value and the SELECT signal is changed to low when the given F value is a value other than the particular value. As a result, the digital dither circuit 32 outputs a digital value which has been discretely changed from the F value and of which the time average corresponds to the F value to the ΔΣ modulator 33 only when the given F value is the particular value (e.g., F=2n-1, 2n-2 and so on), and outputs the F value, as it is, to the ΔΣ modulator 33 when the given F value is a value other than the particular value. Thus, the generation of spurious to an output of the voltage control oscillator 27 in a particular frequency division ration is suppressed, so that the same characteristics as those of the known ΔΣ modulation D/A converter can be achieved in a frequency division ratio other than the particular frequency division ratio.

0029FIG. 6 illustrates an exemplary configuration of a ΔΣ modulation D/A converter according to the present invention. A ΔΣ modulation D/A converter 50 shown in FIG. 6 is a ΔΣ modulation D/A converter obtained by additionally providing the digital dither circuit 32, for example, having the same configuration of FIG. 3 in the previous stage of the known D/A converter including a ΔΣ modulator 51 and an integrator 52. The ΔΣ modulator 51 includes an adder 61, a 1 bit D/A converter 62, a subtracter 63, and a delayer 64. The integrator 52 is filter means for removing quantization noise contained in an output of the ΔΣ modulator 51 to obtain a desired analog output, and is also called "postfilter". The digital dither circuit 32 is provided between a digital input and the ΔΣ modulator 51 and selectively supplies a digital signal which has been discretely changed from the digital input F and of which the time average corresponds to the digital input F or the digital input F as it is to the ΔΣ modulator 51, according to the SELECT signal. Note that a clock signal to be supplied to each member is not shown.

0030With the ΔΣ modulation D/A converter 50 of FIG. 6, even if the bit width of the digital input F of the ΔΣ modulator 51 is not increased, a spurious problem depending on the digital input F of the ΔΣ modulator 51 can be dissolved.

Contents5

Every citation, both ways

Citations
Document	Relation	Office	Cited during
WO0062428A2	Cites	World Intellectual Property Organization (WIPO)	Search report
US5200750A	Cites	United States of America	Search report
US5252973A	Cites	United States of America	Search report

7 members in 5 offices

This recordMember, by publication datePriority claim

Priority claims3

Priority claims
Document	Office	Kind	Date
2002260088	Japan	–	2002-09-05
2002260088	Japan	A	2002-09-05
0310885	Japan	W	2003-08-27

Members7

Family members, oldest first
Document	Office	Kind
WO2004023661A1	World Intellectual Property Organization (WIPO)	A1	2004-03-18
JP2004104228A	Japan	A	2004-04-02
US2005017887A1	United States of America	A1	2005-01-27
CN1586041A	China	A	2005-02-23
EP1536565A1This record	European Patent Office (EPO)	A1	2005-06-01
US6917317B2	United States of America	B2	2005-07-12
EP1536565A4	European Patent Office (EPO)	A4	2005-11-16

14 legal events, as the office reported them to INPADOC

Over the term

Point at a mark for the event

Events

Legal events, newest first
	Event	Code
2008-04-30	Application deemed to be withdrawnWithdrawn18D	18D
2008-03-28	Information on the status of an ep patent application or granted ep patentGrantedSTATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWNSTAA	STAA
2007-05-30	First examination report despatched17Q	17Q
2006-11-02	First examination report despatched17Q	17Q
2005-12-28	Designated contracting states (corrected)RBV	RBV
2005-11-16	Supplementary search report drawn up and despatchedA4	A4
2005-09-14	Information provided on ipc code assigned before grantRIC1	RIC1
2005-09-14	Information provided on ipc code assigned before grantRIC1	RIC1
2005-09-14	Information provided on ipc code assigned before grantRIC1	RIC1
2005-09-14	Information provided on ipc code assigned before grantRIC1	RIC1
2005-09-14	Information provided on ipc code assigned before grantRIC1	RIC1
2005-06-01	Request for examination filed17P	17P
2005-06-01	Designated contracting statesAK	AK
2005-04-15	Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI	PUAI