EP1530761A4
Vertical instruction and data processing in a network processor architecture
Abstract
This record has no abstract on file.
Term
Term ended
Projected expiry passed 19 September 2022, 4 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
59 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4 Sheet 5 Sheet 6 Sheet 7 Sheet 8 Sheet 9 Sheet 10 Sheet 11 Sheet 12 Sheet 13 Sheet 14 Sheet 15 Sheet 16 Sheet 17 Sheet 18 Sheet 19 Sheet 20 Sheet 21 Sheet 22 Sheet 23 Sheet 24 Sheet 25 Sheet 26 Sheet 27 Sheet 28 Sheet 29 Sheet 30 Sheet 31 Sheet 32 Sheet 33 Sheet 34 Sheet 35 Sheet 36 Sheet 37 Sheet 38 Sheet 39 Sheet 40 Sheet 41 Sheet 42 Sheet 43 Sheet 44 Sheet 45 Sheet 46 Sheet 47 Sheet 48 Sheet 49 Sheet 50 Sheet 51 Sheet 52 Sheet 53 Sheet 54 Sheet 55 Sheet 56 Sheet 57 Sheet 58 Sheet 59
Every citation, both waysCites: the store holds 5 of 6
| Document | Relation | Office | Category | Cited during | Relevant claims |
|---|---|---|---|---|---|
| WO0116702A1 | Cites | World Intellectual Property Organization (WIPO) | Y | Search report | 1-6 |
| EP0432924A2 | Cites | European Patent Office (EPO) | Y | Search report | 1-6 |
| US5423051A | Cites | United States of America | – | Search report | – |
| EP0432924A | Cites | European Patent Office (EPO) | – | – | – |
| WO0116702A | Cites | World Intellectual Property Organization (WIPO) | – | – | – |
| DATABASE INSPEC [online] THE INSTITUTION OF ELECTRICAL ENGINEERS, STEVENAGE, GB; 1997, PYEONG JUNG KIM ET AL: "Horizontal architecture for high performance parallel communication systems", XP002457737, Database accession no. 5577953 | Non-patent | – | – | Search report | – |
| CHOI S ET AL: "IMPLEMENTING OSI PROTOCOL STACK IN A MULTIPROCESSOR ENVIRONMENT", IEICE TRANSACTIONS ON COMMUNICATIONS, COMMUNICATIONS SOCIETY, TOKYO, JP, vol. E79-B, no. 1, January 1996 (1996-01-01), pages 28 - 36, XP000556190, ISSN: 0916-8516 | Non-patent | – | – | Search report | – |
| DATABASE INSPEC [online] THE INSTITUTION OF ELECTRICAL ENGINEERS, STEVENAGE, GB; 1995, SCHOLZ T ET AL: "An improved dynamic register array concept for high-performance RISC processors", XP002457738, Database accession no. 4869901 | Non-patent | – | – | Search report | – |
22 members in 6 offices
Priority claims19
| Document | Office | Kind | Date |
|---|---|---|---|
| 323627P | United States of America | – | |
| 32362701 | United States of America | P | |
| 32362701 | United States of America | P | |
| 372507P | United States of America | – | |
| 37250702 | United States of America | P | |
| 37250702 | United States of America | P | |
| 382437P | United States of America | – | |
| 38243702 | United States of America | P | |
| 38243702 | United States of America | P | |
| 0229907 | United States of America | W | |
| 0229907 | United States of America | W | |
| 323627P | – | – | – |
| 372507P | – | – | – |
| 382437P | – | – | – |
| US20010323627P | – | – | – |
| US2002029907 | – | – | – |
| US20020372507P | – | – | – |
| US20020382437P | – | – | – |
| WO2002US29907 | – | – | – |
Members22
| Document | Office | Kind | |
|---|---|---|---|
| CA2460994A1 | Canada | A1 | |
| WO03025709A2 | World Intellectual Property Organization (WIPO) | A2 | |
| AU2002326995A1 | Australia | A1 | |
| US2003152076A1 | United States of America | A1 | |
| US2003152084A1 | United States of America | A1 | |
| WO03090018A2 | World Intellectual Property Organization (WIPO) | A2 | |
| AU2003226395A1 | Australia | A1 | |
| AU2003226395A8 | Australia | A8 | |
| WO03090018A3 | World Intellectual Property Organization (WIPO) | A3 | |
| US2004015599A1 | United States of America | A1 | |
| IL160997A0 | Israel | A0 | |
| WO03025709A3 | World Intellectual Property Organization (WIPO) | A3 | |
| EP1530761A2 | European Patent Office (EPO) | A2 | |
| US6996117B2 | United States of America | B2 | |
| US7310348B2 | United States of America | B2 | |
| EP1530761A4This record | European Patent Office (EPO) | A4 | |
| US7349403B2 | United States of America | B2 | |
| US2008165678A1 | United States of America | A1 | |
| IL160997A | Israel | A | |
| US7742405B2 | United States of America | B2 | |
| US2010254387A1 | United States of America | A1 | |
| US8861344B2 | United States of America | B2 |
7 legal events, as the office reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | |
|---|---|---|
| Application withdrawnWithdrawn18W | 18W | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: THE APPLICATION HAS BEEN WITHDRAWNSTAA | STAA | |
| First examination report despatched17Q | 17Q | |
| Supplementary search report drawn up and despatchedA4 | A4 | |
| Request for examination filed17P | 17P | |
| Designated contracting statesAK | AK | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI |
Numbers
- Publication
- 1530761
- Publication, DOCDB
- 1530761
- Publication, EPODOC
- EP1530761
- Application
- 2761755
- Application, DOCDB
- 02761755
- Application, EPODOC
- EP20020761755
Titles3
- German
- VERTIKAL-ANWEISUNGS- UND DATENVERARBEITUNG IN EINER NETZWERKPROZESSORARCHITEKTUR
- English
- VERTICAL INSTRUCTION AND DATA PROCESSING IN A NETWORK PROCESSOR ARCHITECTURE
- French
- TRAITEMENT VERTICAL D'INSTRUCTIONS ET DE DONNEES DANS UNE ARCHITECTURE DE PROCESSEUR EN RESEAU
Classification
- CPC, 9
- G06F9/3885
- G06F15/00
- H04L12/28
- H04L12/56
- H04L47/50
- H04L47/623
- H04L47/22
- H04L47/10
- G06F17/00
- IPC, 8
- G06F15 00
- G06F
- G06F9 38
- G06F15 76
- G06F17 00
- H04L12 28
- H04L12 56
- H04L47 22
Designated states1
- Contracting states, 1
- Türkiye