Method of manufacturing an electronic device in a cavity with a cover
11 claims: 3 independent, 8 dependent
- 1A method of manufacturing an electronic device (100) comprising a substrate (20) with a metallization side (21), on which metallization side (21) an electrical element (30) is present in a cavity (37) that is bounded by the substrate (20) and a cover (38), the method comprising the steps of:- providing a foil (10);- applying the foil (10) to the metallization side of the substrate (20) while forming the cavity (37), part of the foil (10) forming the cover (38);and - affixing the cover (38) to the substrate (20), characterized in that - a foil (10) is provided which comprises a patterned layer (3) on the first side (1) and a sacrifice layer (4) on the second side (2), and a patterned sub-layer (5) between the patterned layer (3) and the sacrifice layer (4), which patterned layer (3) and sub-layer (5) have a first and a second pattern which are mutually distinguished by a recess (6) that has a larger diameter in the plane of the sub-layer (5) than in the plane of the patterned layer (3) thanks to which the patterned layer (3) is embedded in the isolating material (7) when the isolating material (7) is applied;- the foil (10) is placed to a protruding part of the substrate (20), an interstice between the substrate (20) and the foil (10) developing around the cavity (37);- the foil (10) is affixed to the substrate (20) by filling the interstice around the cavity (37) with isolating material (7), and - the sacrifice layer (4) is removed after the foil (10) has been affixed to the substrate (20).
- 2A method of manufacturing an electronic device (100) comprising a substrate (20) with a metallization side (21), on which metallization side (21) an electrical element (30) is present in a cavity (37) that is bounded by the substrate (20) and a cover (38), the method comprising the steps of:- providing a foil (10);- applying the foil (10) to the metallization side of the substrate (20) while forming the cavity (37), part of the foil (10) forming the cover (38);and - affixing the cover (38) to the substrate (20), characterized in that - a foil (10) is provided which comprises a patterned layer (3) on the first side (1) and a protecting layer (4) on the second side (2), and a patterned sub-layer between the patterned layer (3) and the protecting layer (4), which patterned layer (3) and sub-layer (5) have a first and a second pattern which are mutually distinguished by a recess (6) that has a larger diameter in the plane of the sub-layer (5) than in the plane of the patterned layer (3) thanks to which the patterned layer (3) is embedded in the isolating material (7) when the isolating material (7) is applied;- the foil (10) is placed to a protruding part of the substrate (20), an interstice between the substrate (20) and the foil (10) developing around the cavity (37);- the foil (10) is affixed to the substrate (20) by filling the interstice around the cavity (37) with isolating material (7).
- 7An electronic device (100) comprising a substrate (20) with a metallization side on which metallization side (21) an electrical element (30) is present in a cavity (37) that is bounded by the substrate (20) and a cover (38), characterized in that as a cover (38) a layer (3) is present which is stuck to the substrate (20) by isolating material (7) that is situated in a space beside the cavity (37), the layer (3) being mechanically embedded in the isolating material (7), in that said space with isolating material (7) comprises a first area adjacent to the layer (3) and a second area on an opposite side of the layer (3), which first and second area adjoin each other, wherein said second area has a larger diameter in the in the plane of the layer (3) than the first area.
Independent claims3
37 paragraphs, as filed
0001The invention relates to a method of manufacturing an electronic device comprising a substrate with a metallization side, on which metallization side an electrical element is present in a cavity that is bounded by the substrate and a cover, the method comprising the steps of: <ul id="ul0001" list-style="dash" compact="compact"><li>providing a foil;</li><li>applying the foil to the metallization side of the substrate while forming the cavity, part of the foil forming the cover; and</li><li>affixing the cover to the substrate.</li></ul>
0002The invention also relates to an electronic device comprising a substrate with a metallization side, on which metallization side an electrical element is present in a cavity that is bounded by the substrate and a cover.
0003Such a method is known from EP-A-0939485. The known device particularly comprises a surface-acoustic wave filter as an electrical element. The cavity is surrounded by the substrate, a polyimide spacer and a polyimide foil as a cover. The spacer has a thickness of about 5 µm and has a hole at the location of the cavity. The polyimide foil has a thickness of about 20 µm. The foil is affixed to the spacer by lamination of the light-sensitive dry films to the spacer. Then via holes are provided in the foil and the spacer by means of photolithography, which via holes are positioned beside the cavity.
0004EP-A-0828346 proposes a wafer level package, in which a cavity on a device substrate is sealed by a cover. This package is manufactured in that an insulating lid layer is patterned to form a plurality of cover cavities. Then, the lid layer is bonded to the device substrate, to create the sealed cavity. Thereafter a portion of the lid layer is removed.
0005US-A-5738797 proposes a multilayer circuit structure and the manufacturing thereof. A base plate is provided with conductors on both sides of the base plate in an electroplating process. The base plate is slightly etched to form an undercut region behind the conductors. Thereafter, the base plate is moulded to provide isolating material on one side thereof and in the undercut regions. If desired, the base plate may then be removed partially or completely to expose the conductors.
0006US6,140,144 discloses, for instance in its Fig. 6, a package of a sensor such as a MEMS element. The package comprises a substrate that is at its first side bonded with underfill material to the substrate of the sensor. A portion of the substrate is removed from its first side. This creates a sharp edge, which acts to delimit the flow of underfill material. This delimiting means ensure that the underfill does not cover the sensor.
0007It is a disadvantage of the known method that two foils are to be applied to the substrate to form the cavity. It may also be the case that the spacer is not patterned until after its application; the disadvantage of this is, however, that the layer of the spacer will cover the electrical element, which is often undesired.
0008Consequently, it is first object of the invention to provide a method of the type defined in the opening paragraph in which not more than a single assembly step is necessary for forming the cavity and the electrical element is nevertheless not covered by a layer during manufacture.
0009This object is achieved by the methods of claims 1 and 3.
0010In the method according to the invention the foil is affixed to a protruding part of the substrate by filling an interstice around the substrate with isolating material. Thus a package is produced by executing a single assembly step which is followed by the introduction of isolating material.
0011The protruding part of the substrate is, for example, a metallization. On the other hand, it may be a stack of a metallization and isolating auxiliary layers. It may also be that the cavity is partly situated in the substrate. It may be that for the protruding part an annular metal or solder ball is used. The electrical connection of the electrical element to other parts of the device or to external contacts in the resulting device takes place via the metallization or the substrate. An adhesion-boosting layer can subsequently be added to the patterned layer. This may be a mono layer or a glue layer. This adhesive boosting layer could also be applied to the protruding parts, but this requires a patterned application, which calls forth additional steps.
0012The electrical element in the device according to the invention may vary. Examples are, inter alia, bulk and surface-acoustic wave filters (BAW, SAW), capacitors, micro-electromechanical system (MEMS) elements, such as switches and tunable capacitors, memory elements with deviating moist-sensitive materials such as the magnetic random access memory (MRAM). The execution with MEMS elements is highly advantageous because during the formation of a cover no layer must be deposited on the element. Obviously, various elements may be present in a cavity.
0013As a substrate may be used, inter alia, a layer of plastic, ceramics, glass or semiconductor material. It is then not impossible and in many cases even advantageous for the substrate to contain conductors and elements which are included in the same circuit as the electrical element. An example of this is that the substrate comprises a fully integrated circuit having a suitable passivation layer as the top layer.
0014Very many materials are suitable for isolating material provided it can be applied as a liquid. One may think of polymers such as epoxy-like materials, polyacrylates, polyimides, but also ceramic materials such as silicon, alumina and related materials which are applied by sol-gel processing, and organic materials such as benzocyclobuthene. It is highly advantageous to apply a thermally durable material since the foil is not transparent of necessity. If there are many vertical interconnectors present beside the cavity, it is to be preferred to apply a material having a low dielectrical constant such as an alkyl-substituted silicon HSQ, benzocyclobuthene, SiLk.
0015In an advantageous embodiment of the method a patterned sub-layer is present in the foil between the patterned layer and the sacrifice layer, which patterned layer and sub-layer have a first and a second pattern which are mutually distinguished by a recess that has a larger diameter in the plane of the sub-layer than in the plane of the patterned layer thanks to which foil the patterned layer is embedded in the isolating material when the isolating material is applied. While the isolating material is being applied, not only the interstice around the cavity is filled, but the recess/recesses between the patterns in the patterned layer and in the sub-layer. Since the diameter of the recess in the plane of the sub-layer exceeds that in the plane of the patterned layer, the isolating material protrudes on various sides from the patterned layer i.e. over it, under it and beside it. This causes a mechanical embedding to evolve, which is beneficial to the robustness of the cavity.
0016In an advantageous embodiment of the method the sacrifice layer is removed after the foil has been affixed. The sacrifice layer which contains, for example, aluminum or otherwise an organic layer or a polymer, may indeed serve as a protective layer. Holes can also be defined in the sacrifice layer in a photolithographic way, which holes can be filled with electoconductive material. The removal, however, is advantageous in that it is not necessary to keep the desired functional properties of the layer in mind when the choice of the sacrifice layer is made. Besides, it is then easier to apply additional layers to the cover of the cavity. Removal is done, for example, by means of etching, polishing and/or delaminating. The thickness of the pattened layer is for instance 1 to 30 µm, preferably 5 to 15 µm, and the thickness of the sacrifice layer is for instance 25 to 75 µm.
0017It is advantageous when the sub-layer is in essence patterned according to the same mask as the patterned layer. The difference is, however, that in a plane parallel to the first side the patterns in the sub-layer have a smaller diameter than corresponding patterns in the patterned layer. More particularly it is advantageous if the patterned layer acts as an etching mask for the sub-layer and wet-chemically etching takes place under the formation of underetching.
0018The sub-layer may be part of the sacrifice layer. Alternatively, the sub-layer may contain other materials. When the sub-layer is part of the sacrifice layer, the small diameter of the sub-layer is obtained by means of an etching treatment in an etching agent that is selective relative to the material of the patterned layer.
0019It is furthermore advantageous for the patterned layer to contain a metal. It is advantageous for the cover to be made of metal because this ensures a good sealing of the cavity. In addition, a metal layer shields the electrical element from electromagnetic fields which could hamper the operation of the element. An additional advantage of metal is that this can be etched selectively relative to a large number of materials and is furthermore resistant to many etching agents for the material of the sacrifice layer. Suitable metals are, for example, copper and silver.
0020In an advantageous variant having a patterned layer of metal, conductive tracks are present on the metallization side of the substrate. Prior to the mounting of the foil, electroconductive connectors are mounted on these tracks. These connectors are brought into contact with tracks in the patterned layer when the foil is mounted. Due to the presence of these tracks the device can be very well integrated with further elements or devices. The tracks may be part of an interconnect pattern. Alternatively, the tracks may be connected to a coil or a capacitor electrode. The interconnect pattern is then preferably continued above the cover.
0021In a further elaboration hereof the tracks in the patterned layer are contact pads to which solder may be applied. In this fashion the device may be mounted on a carrier as a Surface Mount Device. This carrier may for that matter also be a semiconductor device containing a high-frequency circuit or an amplifier.
0022In a further, highly advantageous embodiment a deformed foil is used as a foil. After deformation this foil has a protrusion which is bounded by an edge. This foil is applied to the substrate in such a way that the protrusion in the foil forms the cover of the cavity and the edge is in contact with the substrate. In other words, the foil, seen from the second side, has the protrusion that corresponds to a recessed part on the opposite, first side of the foil. The advantage of this embodiment is that there is no need for large spacers or recesses in the substrate to create as yet a cavity that is sufficiently high. For the deformation of the foil may be used, for example, a foil having a patterned layer of copper and a sacrifice layer of aluminum.
0023For an efficient manufacture it is furthermore advantageous when at the same time a large number of electronic devices are manufactured. In that case the substrate contains a plurality of electrical elements belonging to different electronic devices. When the foil is applied, a plurality of covers is formed and after the sacrifice layer has been removed the whole of substrate and foil is separated into individual electronic devices.
0024It is a second object of the invention to provide an electronic device of the type defined in the opening paragraph, having a cavity that is adequately isolated and that can be manufactured without layers being deposited on the electrical element.
0025This second object is achieved in that a layer is present as a cover, which layer is attached to the substrate by isolating material that is situated in a space beside the cavity, the layer being mechanically embedded in the isolating material. The electronic device according to the invention can be manufactured in an advantageous way with the method according to the invention. In an advantageous embodiment thereof the cover contains a metal which provides proper shielding. In a further embodiment the substrate comprises an integrated circuit. In this fashion additional functionality of sensitive elements can be added to an integrated circuit. Alternatively, it may be that in and/or on the substrate a network of passive components is present. MEMS capacitors and switches combined with other passive elements may form, for example, an impedance matching circuit which is also suitable for larger bandwidths. Examples of elements and materials that may be present in the device according to the invention are given above.
0026These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.
0027In the drawings: <ul id="ul0002" list-style="none" compact="compact"><li>Fig. 1 shows a cross-section of a first embodiment of the device; and</li><li>Figs. 2A-E show consecutive steps in the method of producing the embodiment shown in Fig. 1.</li></ul>
0028Fig. 1 shows diagrammatically and in cross-sectional view a first embodiment of the device 100 according to the invention. The device comprises a substrate 20 and a cover 38 which together enclose a cavity 37. Around the cavity 37 there is a space filled with isolating material 7. A cover 38 i.e. a patterned metal layer is embedded in this isolating material 7 so that the whole is mechanically robust. In this example there is a micro-electromechanical system (MEMS) capacitor 30 in the cavity 37. The MEMS capacitor 30 is connected to a contact pad 40 via an interconnect layer 24 and associated vias 35. The contact pad 40 is connected by solder bumps 42 to a second contact pad 41. This accommodates a further bump 43 for the purpose of mounting the device on a carrier.
0029Fig. 2 shows a number of steps in the manufacturing method of the device 100. Fig. 2A shows the foil 10 prior to assembly. Fig. 2B shows the substrate 20 prior to assembly. Fig. 2C shows the device 100 immediately after assembly. Fig. 2D shows the device 100 after the isolating material 7 has been applied. Fig. 2E shows the device after the sacrifice layer 4 has been removed.
0030Fig. 2A shows the carrier 10 as applied in the method according to the invention. In this example, but this is not essential, the carrier 10 has a first side 1 and a second side 2, with a patterned layer 3 on the first side 1 and a sacrifice layer 4 on the second side 2. A sub-layer 5 which in this embodiment is part of the sacrifice layer 4 is in contact with the patterned layer 3. The sacrifice layer 4 is in this case an aluminum layer having a thickness of about 60 µm. The patterned layer 3 comprises copper and has a thickness of about 10 µm. The carrier is manufactured as follows: a halter-like mask of silicon dioxide is formed on the patterned layer 3 by means of photolithography, after which outside this mask the copper is removed from the patterned layer 3 by means of etching with a watery solution of ferrichloride. During this operation a recess 6 is formed in the carrier 10. The recess 6 defines a cover 38 and a contact pad 41. Then part of the sacrifice layer 4 is removed with another, selective etching agent. During this operation undereching occurs of the sacrifice layer 4 relative to the patterned layer 3 while the sub-layer 5 is being formed. The recess 6 then has a larger diameter in the plane of the sub-layer 5 than in the plane of the patterned layer 3. For example caustic soda solution may, for example, be used as a selective etching means for aluminum. Then the carrier 10 is deformed. For this purpose a mold is brought into contact with the carrier 10 while the carrier 10 is placed on a solid underground. The mold has a desired pattern so that the cover is produced. The mold is, for example, an Si substrate with Ni bumps on it having the desired pattern. The mold may be located on the second side 2 and on the first side 1 of the carrier 10.
0031Fig. 2B shows the substrate prior to assembly. The substrate 20 is a polycrystalline silicon substrate which is made high ohmic by radiation with ion or electron beams. The substrate is provided with an oxide and first electrode layer of Al on the metallization side 21, which layers are not shown. Herein is defined a first capacitor electrode 31 of a micro-electromechanical system (MEMS) capacitor 30. At the same time a driving electrode 32 of the MEMS capacitor 30 is defined herein and an interconnect 24 is defined. There is an isolation layer 25 with vias 35 on top of the first electrode layer. The isolation layer 25 is patterned and replaced by a dielectric layer 27 at the location of the MEMS capacitor. Furthermore, this dielectric layer may also form part of the isolation layer 25. The isolation layer 25 accommodates a second electrode layer. In the second electrode layer the second capacitor electrode 33 and the driving electrode 34 and the bridge 36 of the MEMS capacitor 30 are defined. Furthermore, a contact pad 40 and an annular track 22 are defined in the second electrode layer. The contact pad 40 is electrically connected to the MEMS capacitor 30 by means of via 35.
0032Whereas conductive glue is applied in this example of embodiment for connecting the annular track 22 to the carrier 10, it is alternatively possible to apply metal bumps or solder. The additional advantage of this is that an hermetic sealing of the MEMS capacitor 30 is obtained. More particularly when bumps are used, for example, of Au or an Au alloy, it is advantageous when the annular track 22 and the patterned layer 3 of the carrier 10 have an adhesive layer, for example made of Ag, also known to the expert. It is furthermore advantageous to apply bumps or solder to both the contact pad 40 and the annular track 22. However, it is also possible for the solder or metal bumps to be mounted on the carrier 10 in lieu of on the substrate 20. More particularly when use is made of metal bumps having an Au alloy such as Au-Sn, it is advantageous also to apply a liquid layer or layer that can be liquefied, for example, an acrylate as described in non-prepublished application EP 02077228.1 (PHNL020471). The acrylic layer is located on carrier 10 in that case. As a result of a temperature treatment, at high temperature the metal bumps will move through the acrylic layer when the substrate 20 is applied to the carrier 10 or vice versa, without the bump dissolving.
0033The second electrode layer 28 is reinforced with a further metal layer 29. If this further metal layer 29 comprises copper, it is deposited by electroplating; if this layer comprises aluminum, this metal layer is evaporated. There is an air gap between the second electrode layer 28 and the dielectric layer 27. This air gap 39 is formed by applying, for example, an oxide to the dielectric layer 27 in a desired pattern and selectively removing this oxide from the dielectric layer 27 after the further metal layer 29 has been deposited. The second electrode layer 26 also contains tracks 22.
0034Fig. 2C shows the device 100 after assembly of the carrier 10 and the substrate 20. Prior to the assembly solder bumps 42 are applied to the metallization side 21 of the substrate 20. In lieu of solder bumps 42, for example, also Au bumps may be used. Alignment of the carrier and the substrate is effected by mechanical aligning means which are provided in the patterned layer 3 of the carrier 10 and the metallization of the substrate 20. Alternatively, the alignment may be effected with light. To obtain a sufficiently sealing link between the patterned layer 3 of the carrier 10 and the conductive layer 24 of the substrate, a heat treatment is carried out at about 200 °C. In this way cavity 37 and cover 38 are formed.
0035Fig. 2D shows a device 100 after isolating material 7 has been applied between the carrier 10 and the substrate 20. The isolating material 7 is applied in a space around the cavity 37. In this example an epoxy is used as isolating material. Capillary forces, which may be complemented with a vacuum treatment, provide that the epoxy fills the space and also the recesses 6. After the filling an additional heating step is applied to cure the isolating material.
0036Fig. 2E finally shows the device 100 after removal of the sacrifice layer 4. In this example this is effected by etching with caustic soda solution (NaOH). The device 100 is now finished in essence. Bumps may now be mounted. When the device 100 is manufactured on plate level, the substrate is first separated into individual devices. To simplify this separation, the patterned layer 3 is patterned such that it is absent at the location of the saw lanes. Alternatively, additional layers may be applied on top of the patterned layer.
0037In summary, an electronic device is provided in which a cover is in contact with the substrate and thus defines a cavity. The adhesion between substrate and cover is produced in that the cover is mechanically embedded in isolating material around the cavity. An advantage of the invention is that together with the cavity also interconnectors are made. Thus it is possible to integrate the cavity with an arbitrary component inside it with an electronic device. The cover may be advantageously provided with a sacrifice layer which is removed after assembly. An electrical element may be defined in the cavity or mounted, which element should be hermetically sealed while at the same time it should be connected.
3 sheets
Sheet 1 Sheet 2 Sheet 3
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| WO2007054524A1 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| US8039950B2 | Cited by | United States of America | Applicant |
| US6140144A | Cites | United States of America | Examiner |
| EP0828346A | Cites | European Patent Office (EPO) | – |
| US5738797A | Cites | United States of America | – |
| US6140144A | Cites | United States of America | – |
78 members in 10 offices
Priority claims7
| Document | Office | Kind | Date |
|---|---|---|---|
| 02076427 | European Patent Office (EPO) | – | |
| 02076427 | European Patent Office (EPO) | A | |
| 02078208 | European Patent Office (EPO) | – | |
| 02078208 | European Patent Office (EPO) | A | |
| 02079545 | European Patent Office (EPO) | – | |
| 02079545 | European Patent Office (EPO) | A | |
| 0301300 | International Bureau of the World Intellectual Property Organization (WIPO) | W |
Members78
| Document | Office | Kind | |
|---|---|---|---|
| WO03084861A2 | World Intellectual Property Organization (WIPO) | A2 | |
| WO03085729A1 | World Intellectual Property Organization (WIPO) | A1 | |
| WO03085730A1 | World Intellectual Property Organization (WIPO) | A1 | |
| WO03085736A1 | World Intellectual Property Organization (WIPO) | A1 | |
| WO03086034A1 | World Intellectual Property Organization (WIPO) | A1 | |
| WO03086037A1 | World Intellectual Property Organization (WIPO) | A1 | |
| AU2003214524A1 | Australia | A1 | |
| AU2003214578A1 | Australia | A1 | |
| AU2003216588A1 | Australia | A1 | |
| AU2003216588A8 | Australia | A8 | |
| AU2003219352A1 | Australia | A1 | |
| AU2003219358A1 | Australia | A1 | |
| AU2003226575A1 | Australia | A1 | |
| TW200400918A | Taiwan Province of China | A | |
| TW200402138A | Taiwan Province of China | A | |
| WO2004016055A1 | World Intellectual Property Organization (WIPO) | A1 | |
| AU2003253124A1 | Australia | A1 | |
| TW200406891A | Taiwan Province of China | A | |
| WO03084861A3 | World Intellectual Property Organization (WIPO) | A3 | |
| KR20040098069A | Republic of Korea | A | |
| KR20040098070A | Republic of Korea | A | |
| KR20040099408A | Republic of Korea | A | |
| KR20040101416A | Republic of Korea | A | |
| KR20040105855A | Republic of Korea | A | |
| EP1500134A1 | European Patent Office (EPO) | A1 | |
| EP1500135A1 | European Patent Office (EPO) | A1 | |
| EP1500141A1 | European Patent Office (EPO) | A1 | |
| EP1500314A1 | European Patent Office (EPO) | A1 | |
| EP1500317A1 | European Patent Office (EPO) | A1 | |
| EP1501756A2 | European Patent Office (EPO) | A2 | |
| WO2004016055A8 | World Intellectual Property Organization (WIPO) | A8 | |
| KR20050029247A | Republic of Korea | A | |
| EP1529419A1 | European Patent Office (EPO) | A1 | |
| US2005117271A1 | United States of America | A1 | |
| US2005117315A1 | United States of America | A1 | |
| US2005121413A1 | United States of America | A1 | |
| US2005142917A1 | United States of America | A1 | |
| US2005148112A1 | United States of America | A1 | |
| CN1646417A | China | A | |
| CN1647269A | China | A | |
| CN1647270A | China | A | |
| CN1647275A | China | A | |
| CN1647595A | China | A | |
| CN1647598A | China | A | |
| JP2005522334A | Japan | A | |
| JP2005522861A | Japan | A | |
| JP2005522862A | Japan | A | |
| JP2005522864A | Japan | A | |
| JP2005522867A | Japan | A | |
| JP2005522868A | Japan | A | |
| US2005170560A1 | United States of America | A1 | |
| CN1675967A | China | A | |
| JP2005535138A | Japan | A | |
| US6998533B2 | United States of America | B2 | |
| US2006097376A1 | United States of America | A1 | |
| US7052933B2 | United States of America | B2 | |
| TWI267954B | Taiwan Province of China | B | |
| US7160476B2 | United States of America | B2 | |
| TWI270968B | Taiwan Province of China | B | |
| EP1753023A2 | European Patent Office (EPO) | A2 | |
| EP1501756B1This record | European Patent Office (EPO) | B1 | |
| EP1753023A3 | European Patent Office (EPO) | A3 | |
| AT354538T | Austria | T | |
| ATE354538T1 | Austria | T1 | |
| DE60311982D1 | Germany | D1 | |
| TWI279391B | Taiwan Province of China | B | |
| CN1331220C | China | C | |
| CN100338749C | China | C | |
| DE60311982T2 | Germany | T2 | |
| US7414858B2 | United States of America | B2 | |
| CN100415634C | China | C | |
| CN100459116C | China | C | |
| US7563990B2 | United States of America | B2 | |
| US7652895B2 | United States of America | B2 | |
| JP4469181B2 | Japan | B2 | |
| JP4504024B2 | Japan | B2 | |
| KR101002116B1 | Republic of Korea | B1 | |
| JP4919243B2 | Japan | B2 |
52 legal events, as 6 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal feeWithdrawnR119 | R119 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Notification of lapseLapsedST | ST | FR | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filedOpposition26N | 26N | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Patent ceasedCeasedPL | PL | CH | |
| Fr: translation filedET | ET | EP | |
| Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents actLapsedNLV1 | NLV1 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| European patents granted designating irelandGrantedFG4D | FG4D | IE | |
| Corresponds to:REF | REF | EP | |
| European patent takes effect as a national patent in ch/liEP | EP | CH | |
| Designated contracting statesAK | AK | EP | |
| European patent grantedGrantedFG4D | FG4D | GB | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Grant fee paidORIGINAL CODE: EPIDOSNIGR3GRAS | GRAS | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOSNIGR1GRAP | GRAP | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAX | AX | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 1501756
- Application
- 37124963
Titles3
- German
- HERTSELLUNGSVERFAHREN EINER ELEKTRONISCHEN VORRICHTUNG IN EINEM HOHLRAUM MIT EINER BEDECKUNG
- English
- METHOD OF MANUFACTURING AN ELECTRONIC DEVICE IN A CAVITY WITH A COVER
- French
- PROCEDE DE FABRICATION D'UN DISPOSITIF LECTRONIQUE
Classification
- CPC, 15
- B81C1/00333
- H03H3/08
- H03H3/007
- H03H9/1057
- H05K1/0274
- H05K1/0284
- H05K1/183
- H05K3/20
- H05K2201/09063
- H05K2201/09118
- H05K2203/302
- H10W76/60
- H10W74/111
- H10W70/688
- H10W70/614
- IPC, 13
- B81B7 00
- H03H9 05
- B81C3 00
- H01L23 10
- H01L23 31
- H01L23 498
- H01L23 538
- H03H3 007
- H03H9 10
- H05K1 00
- H05K1 02
- H05K1 18
- H05K3 20
Designated states27
- Contracting states, 27
- Austria
- Belgium
- Bulgaria
- Switzerland
- Cyprus
- Czechia
- Germany
- Denmark
- Estonia
- Spain
- Finland
- France
- United Kingdom
- Greece
- Hungary
- Ireland
- Italy
- Liechtenstein
- Luxembourg
- Monaco
- Netherlands (Kingdom of the)
- Portugal
- Romania
- Sweden
and 3 moreShow fewer
- Slovenia
- Slovakia
- Türkiye
