Circuit for driving a display
9 claims: 3 independent, 6 dependent
- 1Schaltungsanordnung (1) zur Ansteuerung einer VFD-, LED- oder LCD-Anzeige (2) mit einem Datenempfänger (3), der die für die Ansteuerung der Anzeige (2) nötigen Daten von einer Zentraleinheit (4) empfängt, mit einer Steuerlogik (5), welche die von dem Datenempfänger (3) empfangenen Daten überprüft und aus ihnen Anzeigedaten extrahiert, mit mindestens einem Speicherelement (6), in dem die jeweils aktuellen Anzeigedaten gespeichert werden, mit mindestens zwei Steuerblöcken (7, 8), die mit dem mindestens einen Speicherelement (6) in Datenverbindung stehen, zur Erzeugung der für die Anzeige notwendigen Steuersignale in Abhängigkeit vom den in dem mindestens einen Speicherelement (6) gespeicherten Anzeigedaten und von dem gewählten VFD-, LED- oder LCD-Ansteuerungsmodus, wobei der erste Steuerblock (7) derart ausgebildet ist, dass er die für eine LCD-Anzeige nötigen Steuersignale liefert, und der zweite Steuerblock (8) derart ausgebildet ist, dass er die für eine VFD- oder eine LED- oder sowohl für eine VFD- als auch für eine LED-Anzeige nötigen Steuersignale liefert, weiterhin mit einem gemeinsamen Treiberbaustein (11), dem die Steuersignale der Steuerblöcke (7) und (8) zugeführt werden, der aus diesen Steuersignalen entsprechende Ansteuersignale für die VFD-, LED- und/oder LCD-Anzeigen erzeugt und diese an die entsprechende Anzeige (2) weitergibt, dadurch gekennzeichnet, dass die Ansteuerung der VFD-, LED- und LCD-Anzeigen mittels einer Multiplex-Ansteuerung erfolgt, und dass die Schaltungsanordnung einen ROM-Block (9) aufweist welcher mit der Steuerlogik (5) in Wirkverbindung steht und in dem gespeichert ist, welcher Multiplex-Ansteuerungsmodus und ob eine VFD-, eine LED- oder eine LCD-Ansteuerung gewählt ist.
- 2Schaltungsanordnung nach Anspruch 1, wobei drei Steuerblöcke vorgesehen sind und wobei der erste die für die LCD-Anzeige, der zweite die für die VFD-Anzeige und der dritte die für die LED-Anzeige nötigen Steuersignale liefert.
- 3Schaltungsanordnung nach Anspruch 1 oder 2, wobei mehrere Speicherelemente (6) vorgesehen sind, die jeweils dem LCD- und dem VFD-/LED-Steuerblock (7,8) bzw. dem LCD-, dem VFD- und dem LED-Steuerblock zugeordnet sind.
- 4Schaltungsanordnung nach einem der Ansprüche 1 bis 3, wobei der Treiberbaustein (11) mehrere Treiberelemente (11.1-11.16) aufweist und wobei jedes Treiberelement (11.1-11.16) mit jeweils einem Anschluß der VFD-, LED- oder LCD-Anzeige (2) verbunden ist und diesem Anschluß das entsprechende Ansteuersignal zuführt.
- 5Schaltungsanordnung nach Anspruch 4, wobei jedes Treiberelement (11.1-11.16) derart mit jedem der Steuerblöcke (7,8) verbunden ist, dass es die für die Ansteuerung des einen Anschlusses der VFD-, LED- oder LCD-Anzeige (2) nötigen Steuersignale zugeführt bekommt.
- 6Schaltungsanordnung nach Anspruch 5, wobei die Steuersignale der Steuerblöcke (7,8) in den Treiberelementen (11.1-11.16) derart verschaltet sind, dass dem Anschluß der VFD-, LED- oder LCD-Anzeige (2) das passende Ansteuersignal zugeführt wird.
- 7Schaltungsanordnung nach Anspruch 6, wobei die Verschaltung der Steuersignale in den Treiberelementen (11.1-11.16) in Abhängigkeit der Art der angeschlossenen Anzeige (2) erfolgt.
- 8Schaltungsanordnung nach einem der vorangehenden Ansprüche, wobei die Steuerlogik (5), das mindestens eine Speicherelement (6) und die Steuerblöcke (7,8) digital arbeitend ausgeführt sind, während der Treiberbaustein (11) analog arbeitend ausgeführt ist.
- 9Schaltungsanordnung nach einem der vorhergehenden Ansprüche, wobei die gesamte Schaltungsanordnung (1) mit Datenempfänger (3), Steuerlogik (5), Speicherelement (6), Steuerblöcken (7,8), Treiberbaustein (11) und ROM-Block (9) als integrierter Schaltkreis (IC) ausgeführt ist.
Independent claims9
39 paragraphs, as filed
The invention relates to a circuit arrangement for driving a VFD, LED or LCD display.
Such displays are as prevalent in small electrical appliances. they serve inter alia, to display the time or the temperature. In electronic cooker timers can be found on such displays additionally mark for the set Mode the stove or oven or for other features such as Alarm or radio reception. A digital display (eg for time) is here usually realized by means of 7-segment display.
The control of such display is performed in accordance with the nature of the Display (VFD, LED, LCD) differently. In a vacuum fluorescent display (VFD) is located behind the digits displayed a heated cathode. The individual, mutually corresponding segments of different (7-segment) digits are each connected in parallel with each other and form the anodes. Between the heated cathodes and anodes serving as segments are grid mounted, each extending over the area of a digit. A segment of a certain point then lights up when both the This segment corresponding anode and the corresponding paragraph of this Grid lie on positive voltage. About a multiplex driving of the segments and the numbers (digits) is thus each individual segment each Paragraph controlled separately.
In a light-emitting diode display (LED), the individual segments of the figure each formed by individual light-emitting diodes. The individual, mutually corresponding Segments of the various digits are again parallel to each other interconnected and form the cathode, while the various digits (counts) form the anodes. Again, each segment by multiplex driving be addressed separately.
The difference in activation between VFD and LED display is firstly that the VFD to the terminals either positive voltage or no voltage is applied, while to the terminals of the LED display positive (for numbers) or negative (in segments) or no voltage is applied becomes. On the other hand, a VFD having a relatively high voltage of 16 to 30 V, but a low current of 0.1 operated to 2 mA, while an LED display only a small voltage of about 2 V, but a larger power of 2 to 20 mA required.
The control of a liquid crystal display (LCD) will be made fundamentally different. There are passive elements which the on Ambient light back-scattering surface are applied. Is at such a Element applying an electric voltage, the target of the contained in it Crystals, whereby the ambient light is absorbed at this point, why the element appears dark. To this effect a long time upright receive the item but must always be transhipped (about every 100 ms) will. The voltage is thereby applied to the element has a certain exceed a minimum value in order to effect alignment of the crystals.
An LCD is now constructed such that up to 3 segments parallel to one another are interconnected and thus form an electrode. The other electrode is three return electrodes (COM) is formed, which each one of the three together parallel-connected segments are allocated. In this way, also here again a multiplex driving possible. However, here are the individual Connectors for the display not only two voltage values (positive or negative and zero), but also intermediate voltage values (in the case described 1/3 and 2/3 of the voltage), so a targeted individual elements without reloading Influencing of the other elements is possible.
While the control of a VFD and an LED display is similar and at a sufficiently generous dimensioning of the components with a Bewerkstelligbar drive circuit is, for the control of a LCD a fundamentally different drive circuit required. on the other hand it would be desirable, however, a single drive circuit to have, which is flexibly suitable for VFD, LED and LCD displays. This would allow increased component standardization, a reduction of Expenses for logistics and warehousing as well as a more flexible response have to customer requests result.
A circuit for controlling various types of ads is from the Specifications of NEC "S11543EJ2V0DS00, FIP / LCD static display Driver μPD6320 / μPD6321, October 1996 XP 002 198 520 "known. The there disclosed circuit comprises a combined VFD / LCD Driver and one of them separate LED driver, whereby a part of the outputs of the VFD / LCD driver connected to a part of the outputs of the LED driver are. controlled The information which ad type of circuit is to be, is located on the circuit in the form of a hardware coding at. With the circuit, a LED display, in the multiplex method and a VFD or LCD display driven statically will. The disadvantages of the circuit are in the limited drive capacity and the necessary hardware encoding.
In the publication "FEDL9002-03, LCD Driver with keyscan Function MSM9006-01, -02 September 2000, XP-002 198 521 "of the company OKI is a described LCD driver to which in addition to an LCD display still a single light-emitting diode can be connected.
The NEC-sheet "IC 3307, 1 / 4- to 1/11-Duty FIP (VFD) Controller / Driver μPD16312, March 1997 XP 002 198 522 "describes a circuit with a VFD driver and a separate LED driver, wherein a VFD display and a LED indicator on each separate outputs can be connected. Thus, these are a Juxtaposition of two display driver circuits.
It is an object of the present invention, starting identified by the Prior art to provide a driving circuit which both a VFD and LED and an LCD display to drive in is capable.
This object is achieved by a circuit arrangement with the features satisfied the claim 1. Describe the claims 2 to 8 Embodiments and developments of the invention.
The ability to control a VFD, LED and LCD display, is characterized achieved that at least two control blocks are provided, wherein one of the control blocks required for an LCD display control signals produced and the other for the VFD or LED or both generates display control signals required. The control signals of the Control blocks are supplied to a common driver module, which from these control signals corresponding control signals for the VFD / LED display and generated for the LCD display and corresponding to the Display passes.
The triggering of the VFD, LED and LCD display by means a multiplex driving. In a ROM block, with a control logic is in operative connection, is stored, which driving mode selected (eg VFD 5X Multiplex, Multiplex 7x LED, LCD 3x multiplex) is.
In a further embodiment three control blocks are provided, one each for the LCD, the VFD and the LED display the necessary Control signals.
Furthermore, one or more memory elements may be provided be respectively assigned to the individual control blocks.
In an embodiment of the invention, the driver module has a plurality of driving elements on each of which each having a terminal of the VFD, LED or LCD display is connected and this connection a corresponding control signal supplies.
Furthermore, it is preferably provided that each driver element of every Control blocks is associated, so that it all for the control of the terminal the connected display necessary control signals are supplied.
Preferably, the control signals of the control blocks in the driver elements in such a way interconnected that the terminal of the connected display select the ideal Driving signal is supplied. This interconnection is a development of the Invention depending on the nature of the connected display.
Preferably, the control logic, the memory element at least one, and which are Control blocks performed digitally, the driver module executed during analog is.
In the following, with reference to the drawing, an embodiment of the invention are explained in detail. Show it:<dl tsize="8"><dt>figure 1</dt><dd>a block diagram of an inventive circuitry,</dd><dt>figure 2a</dt><dd>the display of a VFD or LED displays,</dd><dt>figure 2b</dt><dd>the timing of the drive signals for a VFD or LED display,</dd><dt>3a</dt><dd>the display of an LCD,</dd><dt>3b</dt><dd>the timing of the driving signals of an LCD and</dd><dt>figure 4</dt><dd>the basic circuit configuration of a driver element.</dd></dl>
A circuit arrangement 1 for driving a VFD, LED or LCD display 2 comprises a data receiver 3 which for the control of Display necessary data from a microprocessor 4 receives that data recipients to 3 simultaneously supplied with a time 4.1. The data receiver 3 outputs the received data to a control logic 5 further. checks the control logic 5 the received data and decodes it by received from the Data addresses, control words and commands extracted. The commands include actual display data. This display data to a data storage 6 be stored there. You will be saved unchanged, should be changed to the display. Then new display data in the be Data memory 6 is stored.
Further divides the control logic 5 a first control block 7 which the forming serving of required for an LCD display control signals, and a second Control block 8, which required the creation of a VFD or LED display Control signals used, with which driving mode is set (eg, VFD / LED 5x, 6x or 7x multiplex, LCD 3x multiplex, night setback or load shedding; see below). The selected mode is in the ROM block 9 stored, which communicates with the control logic 5 in operative connection.
Depending on whether an LCD or VFD / LED mode is set, the control block 7 or the control block 8 active. On the basis of it from the data memory 6 provided display data generated by the active control block 7 or 8 in the usual and in more detail below, the manner explained for the respective display 2 necessary control signals COM 1 to 3, and S 1 to 13 (LCD) or G 1 to 7 and 1 S to 9 (VFD / LED) (see also below).
Scroll through the control signals from the control block 8 nor the level shifter 10, in which in case of a VFD mode, the level of the control signals from conventional 3.3V be raised to the necessary for a VFD 30V. In the event of an LED mode, this level increase is not necessary. The information about the selected mode is replaced by the level shifter 10 as well as the control blocks 7 and 8 by the control logic. 5
The control signals of the control blocks 7 and 8, then pass to the driver block 11. This includes individual driver elements 11.1 to 11:16. This received the respective control signals of the control block 7 or 8 process, this give and it appropriately for display 2 to form these further. In this case, each of the Driver elements 11.1 to 11:16 each connected to a terminal of the display. 2
Alternatively, it is also possible that both control blocks 7 and 8 independently from set mode are active at all times. In this case, however, it is necessary that the driver elements 11.1 to 11:16 control signals depending on the selected mode (LCD or VFD / LED) received by only one of the control blocks. 7 and 8 The appropriate information to obtain the driver elements 11.1 to 11:16 directly from the control logic fifth
Furthermore, the control logic 5 controls nor a reset circuit 12 for the microprocessor 4, a buzzer circuit 13 for a buzzer 14 and a driver 15 for driving relays 16 and 17. In addition it should be noted that a power supply for the various components of the circuit arrangement 1 the sake of clarity is not shown; the power supply is However, in a conventional manner.
2a shows the light segments of a VFD and an LED display. With a designated segments are connected in parallel with each other and with the terminal S1 connected to the designated b elements to the terminal S2, etc. The terminals G1 to G7 are connected to the over a digit (possibly connected to standing next to icons) extending grid.
The triggering of such a display is now described with reference to Figure 2b be, in which the temporal course of the at terminals S1 to S9 and G1 is shown from G7 signals present in extracts. During the period t1 lies both at the terminal S1 and the terminal G1 a signal, ie, voltage at. The segment will light a that point, which at about the G1 connected grid belongs. In the period t2 that is to Terminal driven G2 corresponding grid, however, are here no segments driven, so that the belonging to G2 digit remains dark. The connected to the G3 However lattice associated symbols a and b are light up again, because of the Terminals S1 and S2 during the time period t3 respectively a signal is present.
In the present case seven grids are actuated so that the cycle time composed of the periods t1 to t7. It is therefore to a 7 fold multiplex. belonging When to G6 and G7 omission grid the cycle time could be reduced accordingly, it would be a 5-fold given multiplex.
The activation of an LED display basically proceeds as just described, except that a negative at the terminals S1 to S9 take a positive Voltage.
In Figure 3a, the display elements of an LCD are shown. Up to three of Display elements are connected in parallel to each other and to the terminals S1 connected to S13. The back electrodes of the three elements are respectively at the Terminal COM 1, COM 2 or COM connected. 3
In figure 3b is the time course of and at the terminals COM 1, COM 2 COM 3 and applied to the terminal S12 signals shown, which is is a standard method of driving an LCD. The Andes Terminals S1 to S13 are signals present, compared to at COM 1 COM 2 and COM oppositely poled 3 applied signals so as to the upper display element S12 a voltage corresponding to COM 1 minus S12 rests on the central display element S12 corresponding COM 2 minus S12 and on the lower display element S12 corresponding COM 3 minus S12. The Voltage differences, which at the upper display element (corresponding COM 1 minus S12) occur, are too small for that to align the crystals could. There thus no display takes place. In the middle and lower Display element, however, there are major differences in voltage of 2 U, which is why here an alignment of the crystals and hence a display.
Figure 4 shows a block diagram of the driver elements 11.1 to 11:16 Interconnection respectively contained for generating the control signals for the display 2. VFD or LED mode are the control block 8, the switch 18 and 19 driven by digital signals W4 and W0. Target at the output A, that is on corresponding terminal of the display 2, a signal, ie voltage applied so is closed by a digital signal W4 of the switch 18, while the Switch 19 as well as the switches 20, 21 and 22 remain open. Using a VFD is now present at the output A voltage U ' 30 V, using a LED display only about 2 V. target at the output no signal, so no voltage, the switch 18 is opened and the Switch 19 is closed by a digital signal W0. Thus, according to the above ( dimensioned) switches 18 and 19 a for a VFD and LED element appropriate signal can be generated. The information whether a voltage U ' place of 30V or purely 2V use (according to the control a VFD or LED display), the respective driver element 11.1 to 11:16 are obtained directly from the level shifter 10 or by the control logic 5 (See Figure 1).
For controlling an LCD element, the switches 19, 20, 21 and 22 are used. By closing the respective switch means of the associated, the control block 7 coming digital signal W0, W1, W2 or W3, the A voltage at the output to 0, 1/3 U, 2/3 U or U will be adjusted, where U typically 3.3 volts.
In this manner, by activating the appropriate switch of the the control blocks 7 and 8 coming digital signals W0, W1, W2, W3 and W4 on one and the same output or terminal A both an LCD and a VFD and LED element are driven.
The control logic 5, the storage member 6 and the control blocks 7 and 8 of Circuitry 1 are digitally carried out while the driver block 11 is carried out in analogy with the driver elements 11.1 to 11:16. The whole A circuit arrangement 1 is designed as an integrated circuit (IC). In these IC are also the reset circuit 12, the buzzer circuit 13 and the relay driver 15 integrated.
4 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4
Every citation, both waysCites: the store holds 0 of 1
| Reference | Relation |
|---|---|
| S11543EJ2V0DS00, "Data Sheet µPD6320/µPD6321, FIP/LCD static display driver", October 1996, NEC Corporation XP002198520 | Non-patent |
| FEDL9006-03, "MSM9006-01, -02, LCD Driver with Keyscan Function", Sep. 2000, OKI Semiconductor XP002198521 | Non-patent |
| IC-3307, "Data Sheet µPD16312, 1/4- ot 1/11-Duty FIP (VFD) Controller/Driver", March 1997, NEC Corporation XP002198522 | Non-patent |
7 members in 4 offices
Priority claims5
| Document | Office | Kind | Date |
|---|---|---|---|
| 10109157 | Germany | A | |
| 10109157 | Germany | A | |
| 10109157 | Germany | – | |
| 10109157 | – | – | – |
| DE2001109157 | – | – | – |
Members7
| Document | Office | Kind | |
|---|---|---|---|
| US2002118155A1 | United States of America | A1 | |
| EP1237140A1 | European Patent Office (EPO) | A1 | |
| DE10109157A1 | Germany | A1 | |
| US6844864B2 | United States of America | B2 | |
| EP1237140B1This record | European Patent Office (EPO) | B1 | |
| DE50204737D1 | Germany | D1 | |
| PL198894B1 | Poland | B1 |
28 legal events, as 2 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Notification of lapseLapsedST | ST | FR | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| No opposition filedOpposition26N | 26N | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| Fr: translation filedET | ET | EP | |
| Corresponds to:REF | REF | EP | |
| Designated contracting statesAK | AK | EP | |
| Appeal reference modifiedAppealORIGINAL CODE: EPIDOSCREFNOAPAH | APAH | EP | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Appeal procedure closedAppealORIGINAL CODE: EPIDOSNNOA9EAPBT | APBT | EP | |
| Appeal reference recordedAppealORIGINAL CODE: EPIDOS REFNAPAA | APAA | EP | |
| Grant fee paidORIGINAL CODE: EPIDOSNIGR3GRAS | GRAS | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOSNIGR1GRAP | GRAP | EP | |
| Interlocutory revision of appeal recordedAppealORIGINAL CODE: EPIDOSNIRAPEAPBV | APBV | EP | |
| Date of receipt of statement of grounds of appeal recordedAppealORIGINAL CODE: EPIDOSNNOA3EAPBR | APBR | EP | |
| Date of receipt of notice of appeal recordedAppealORIGINAL CODE: EPIDOSNNOA2EAPBN | APBN | EP | |
| Designation fees paidAKX | AKX | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAL;LT;LV;MK;RO;SIAX | AX | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 1237140
- Publication, DOCDB
- 1237140
- Publication, EPODOC
- EP1237140
- Application
- 2003965
- Application, DOCDB
- 02003965
- Application, EPODOC
- EP20020003965
Titles3
- German
- Schaltungsanordnung zur Ansteuerung einer Anzeige
- English
- Circuit for driving a display
- French
- Circuit de commande d'un dispositif d'affichage
Classification
- CPC, 5
- G09G3/18
- G09G3/04
- G09G3/06
- G09G3/14
- G09G2310/06
- IPC, 4
- G09G3 04
- G09G3 06
- G09G3 14
- G09G3 18
Designated states1
- Contracting states, 1
- Italy
