Device and method for limiting peaks of a signal
Abstract
A method and device for limiting peaks of an input signal. The device and method isolate peaks of an input signal based on a clipping threshold voltage, generate an extrema signal representing the local extrema of the peak isolated signal, filter the extrema signal based on an appropriate impulse filter response to generate a filter signal, and combine the filter signal with the input signal delayed by a predetermined time period to generate an impulse clipped signal. The impulse clipped signal has a reduced P/A ratio and is without significant out-of-band spectrum artifacts.

Term
Term ended
Projected expiry passed 20 July 2019, 7.2 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
12 claims: 2 independent, 10 dependent
- 1A method for limiting peaks of a signal, comprising the steps of:receiving an input signal and a reference signal;providing a delayed input signal;generating an extrema signal of the input signal based on the reference signal, the extrema signal corresponding to peaks of the input signal;filtering the extrema signal according to a predetermined filter response to generate a filter signal;and combining the filter signal and the delayed input signal to generate an impulse clipped signal.
- 12Apparatus for limiting peaks of a signal comprising means arranged to carry out each step of a method as claimed in any of the preceding claims.
Independent claims2
41 paragraphs, as filed
<u>Field of the Invention</u>
The present invention relates to a device and method for limiting peaks of a signal and, more particularly, to a device and method for reducing the peak-to-average (P/A) ratio of an input signal without generating significant out-of-band emissions.
<u>Description of Related Art</u>
Power amplifiers have non-linear characteristics. The cost of power amplifiers is determined by the size of their linear range. The non-linear characteristic of conventional power amplifiers causes out-of-band spectral artifacts, e.g., spectrum distortions, splatters, spectrum spreading, etc. By reducing the peaks of a signal input to the power amplifier, the P/A ratio of the input signal is reduced, allowing the amplifier to output a large average power.
A hard clipping process is one of the conventional ways to reduce the P/A ratio of an input signal. The effect of the hard clipping process is that a noise-like signal is added to the input signal to generate a hard clipped signal. The algorithm of the hard clipped signal is as follows, wherein V<sub>in</sub> represents the input signal, V<sub>clip</sub> represents the clipping threshold signal, and V<sub>out</sub> represents the hard clipped signal. <ul id="ul0001" list-style="none"><li>If V<sub>in</sub> ≥ V<sub>clip,</sub> then V<sub>out</sub> = V<sub>clip,</sub> or</li><li>if V<sub>in</sub> ≤ - V<sub>clip,</sub> then V<sub>out</sub> = -V<sub>clip,</sub></li><li>else V<sub>out</sub> = V<sub>in</sub>.</li></ul>
A hard clipped signal has abrupt edges and sharp peaks. The abrupt nature of the hard clipping process and the short time duration of clipped edges generate significant out-of-band spectral artifacts, such as spectrum distortions, splatter, and spectrum spreading. For example, when an input signal, whose spectrum is illustrated in Fig. 1, is peak-limited by the conventional hard clipping process, the effect in the frequency domain is to add the spectrum of a noise-like signal, shown in Fig. 2A, to the input signal spectrum of Fig. 1. The spectrum of the final result of the hard clipping process is then as shown in Fig. 2B. Although the spectrum response of the input signal outside of about 0.3 frequency units is low, the spectrum of the hard clipped signal outside of about 0.3 frequency units is much higher than that of the input signal. Therefore, the hard clipping process is generally undesirable in reducing the P/A ratio of an input signal.
A window clipping process discussed in U.S. Patent No. 5,287,387 is another conventional method of reducing the P/A ratio of a signal. In the window clipping process, an attenuating window signal is multiplied with the input signal to generate an attenuated signal. Portions of the attenuating window signal corresponding to the peak areas of the input signal have a value of less than one, and all other portions have a value of one. Therefore, when the attenuating window signal is multiplied with the input signal, the peak areas of the input signal is reduced, and all other areas remain the same. However, multiplying the signal in the time domain is equivalent to convolving the spectrum of the input signal with the window spectrum in the frequency domain. This results in. a wider spectrum, i.e., spectrum spreading. The window clipping process introduces undesirable spectrum spreading while attempting to reduce the splatter and the P/A ratio of the input signal, and thus, fails to adequately address the problems of the conventional clipping processes.
<u>Summary Of The Invention</u>
The present invention is directed to an improved method and device for limiting peaks of an input signal. The method and device isolate peaks of an input signal based on a clipping threshold voltage, generate an extrema signal representing the local extrema of the peak isolated signal, filter the extrema signal to generate a filter signal, and combine the filter signal with the input signal delayed by a predetermined time period to generate an impulse clipped signal. The impulse clipped signal has a reduced P/A ratio and is without significant out-of-band spectrum artifacts.
<u>Brief Description Of The Drawings</u>
The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, wherein reference numerals designate corresponding parts in the various drawings and wherein: <ul id="ul0002" list-style="none"><li>Fig. 1 shows a spectrum of an exemplary input signal;</li><li>Fig. 2A shows a spectrum of an exemplary noise-like signal according to a conventional hard clipping process;</li><li>Fig. 2B shows a spectrum of a hard clipped signal resulting from summing the spectra of Figs. 1 and 2A according to the conventional hard clipping process;</li><li>Fig. 3 shows a block diagram of an exemplary device for limiting peaks of an input signal according to one embodiment of the present invention;</li><li>Fig. 4A-4E show examples of signals generated at different stages of the device shown in Fig. 3;</li><li>Fig. 5 shows an exemplary logic circuit of a peak isolation unit of the device shown in Fig. 3;</li><li>Fig. 6 shows an exemplary logic circuit of a local extrema isolation unit of the device shown in Fig. 3;</li><li>Fig. 7A shows an exemplary structure of a filter of the device shown in Fig. 3;</li><li>Fig. 7B shows an exemplary logic circuit of a filter unit of the filter shown in Fig. 7A;</li><li>Fig. 8 shows an exemplary logic circuit of a hard limiting unit of the device shown in Fig. 3:</li><li>Fig. 9 shows an exemplary graph for comparing a hard clipped signal of the conventional art and an impulse clipped signal according to the present invention;</li><li>Fig. 10 shows an exemplary graph for comparing a noise-like signal of the conventional hard clipping process and a peak cancellation signal of the present invention;</li><li>Fig. 11 shows a spectrum of a peak cancellation signal according to the present invention; and</li><li>Fig. 12 shows a spectrum of an impulse clipped signal according to the present invention.</li></ul>
<u>Detailed Description Of The Preferred Embodiments</u>
The following detailed description relates to a device and method for limiting peaks of an input signal using an impulse clipping process according to the present invention.
Fig. 3 shows a block diagram of a device for limiting peaks of a signal according to the present invention. As shown in Fig. 3, the device 100 includes a clipping threshold generator 10 for generating a clipping threshold signal V<sub>CL</sub>, a peak isolation unit 20 for receiving an input signal S(t) and generating a peak signal P(t) of the input signal S(t) based on the clipping threshold signal V<sub>CL</sub>, a local extrema isolation unit 30 for receiving the peak signal P(t) and generating an extrema signal E(t) based on the peak signal P(t), a filter 40 for filtering the extrema signal E(t) according to an appropriate impulse response of the filter 40 and generating a peak cancellation signal F(t), a delay unit 50 for delaying the input signal S(t) for a predetermined time period, and an adder 60 for combining the delayed input signal S(t) with the peak cancellation signal F(t) and generating an impulse clipped signal I(t) with a reduced P/A ratio and an improved spectrum response.
The clipping threshold generator 10, the peak isolation unit 20, the local extrema isolation unit 30, the filter 40, the delay unit 50, and the adder 60 constitute a single impulse clipping stage I of the invention. By adding a plurality of the single impulse clipping stages 1, 1', 1 multiple stages of impulse clipping may be optionally provided. Furthermore, a hard limiting unit 70 may be optionally provided in the device 100 to hard limit the impulse clipped signal I(t) according to a threshold signal so as to prevent formation of small peaks in the impulse clipped signal I(t). These small peaks are rare in the impulse clipped signal I(t), but if present, the hard limiting unit 70 can easily remove the small peaks. Another clipping threshold generator 80 provides the threshold signal to the hard limiting unit 70.
Figs. 4A-4E show examples of different signals output from the components of the device 100 shown in Fig. 3. The peak isolation unit 20 receives an input signal S(t), an example of which is shown in Fig. 4A. Based on a certain clipping threshold signal V<sub>CL</sub>, the peak isolation unit 20 isolates peaks of the input signal S(t) to generate a peak signal P(t), an example of which is shown in Fig. 4B. The local extrema isolation unit 30 receives the peak signal P(t) and further isolates the local extrema of the peak signal P(t) to generate an extrema signal E(t). The extrema signal E(t) resembles impulse signals, and an example of the extrema signal E(t) is shown in Fig. 4C. The filter 40 receives the extrema signal E(t) from the local extrema isolation unit 30 and filters it to generate a peak cancellation signal F(t), an example of which is shown in Fig. 4D. The adder 60 subtracts the peak cancellation signal F(t) from a delayed input signal S(t) to generate an impulse clipped signal I(t), an example of which is shown in Fig. 4E.
The peak signal P(t) is defined as:<maths id="math0001" num=""><img file="EP0977355A2_D0001.tif" /></maths>
The extrema signal E(t) is defined as:<maths id="math0002" num=""><math display="block"><mrow><msub><mrow><mtext>E(t) = δ(t - τ</mtext></mrow><mrow><mtext>peak</mtext></mrow></msub><msub><mrow><mtext>) x P(t) if |P(t - τ</mtext></mrow><mrow><mtext>peak</mtext></mrow></msub><mtext> - Δ)| and</mtext><mspace linebreak="newline" /><msub><mrow><mtext>|P(t - τ</mtext></mrow><mrow><mtext>peak</mtext></mrow></msub><msub><mrow><mtext> + Δ)| are both ≤ |P(t - τ</mtext></mrow><mrow><mtext>peak</mtext></mrow></msub><mtext>)|</mtext></mrow></math><img file="EP0977355A2_D0002.tif" /></maths> wherein τ<sub>peak</sub> is a time at which a local extrema occurs and Δ represents a certain time unit.
The peak cancellation signal F(t) is defined as:<maths id="math0003" num=""><math display="block"><mrow><mtext>F(t) = G(t)∗ E(t)</mtext></mrow></math><img file="EP0977355A2_D0003.tif" /></maths> wherein G(t) represents the impulse response of the filter 40 and "∗" represents a convolution operation implemented by the filter 40.
Finally, the impulse clipped signal I(t) is defined as:<maths id="math0004" num=""><math display="block"><mrow><mtext>I(t)=S(t) - F(t).</mtext></mrow></math><img file="EP0977355A2_D0004.tif" /></maths>
Detailed descriptions of the components of the device 100 shown in Fig. 3 will be provided below referring to Figs. 5-8. It should be understood that these figures merely depict examples of the components, and that other structures or configurations known in the art can be used to accomplish the same operation.
The clipping threshold generator 10 of Fig. 3 generates a clipping threshold signal V<sub>CL</sub>. The clipping threshold signal V<sub>CL</sub> is a certain voltage value at which the input signal S(t) is clipped. This value may be a fixed value stored in a memory of the clipping threshold generator 10, or can be a programmable parameter controlled by the clipping threshold generator 10 or other external devices. The clipping threshold generator 10 can be controlled by a CPU or other processors so that the clipping threshold signal V<sub>CL</sub> is varied according to predetermined conditions, for example, system load or system operation.
The clipping threshold signal V<sub>CL</sub> embodying the clipping threshold value is output to the peak isolation unit 20. Fig. 5 shows an example of a logic circuit of the peak isolation unit 20 of Fig. 3. As shown in Fig. 5, the peak isolation unit 20 includes a plurality of adders 21 and 22, a comparator 23, and a multiplexer 24. The first adder 21 adds the clipping threshold signal V<sub>CL</sub> and the input signal S(t), and outputs the addition result to a "1" input port of the multiplexer 24. The second adder 22 subtracts the clipping threshold signal V<sub>CL</sub> from the input signal S(t), and outputs the result to a "2" input port of the multiplexer 24. The multiplexer 24 includes the "2" input port, the "1" input port, and a grounded "0" input port.
The comparator 23 of the peak isolation unit 20 receives the clipping threshold signal V<sub>CL</sub> and the input signal S(t) as THRESHOLD and IN inputs, respectively. The comparator 23 compares IN and THREHSOLD inputs to each other. If IN > THRESHOLD, then the comparator 23 generates a selection signal for selecting the "2" input port of the multiplexer 24. If IN < -THRESHOLD, then the comparator 23 generates a selection signal for selecting the "1" input port of the multiplexer 24. Otherwise, the comparator 23 generates a selection signal for selecting the "0" input port of the multiplexer 24. According to the selection signal from the comparator 23, the multiplexer 24 outputs one of the signals from the "2", "1", and "0" input ports to generate the peak signal P(t).
The peak signal P(t) is input to the local extrema isolation unit 30 of Fig. 3. Fig. 6 shows an exemplary logic circuit of the local extrema isolation unit 30. As shown in Fig. 6, the local extrema isolation unit 30 includes a plurality of delay elements 31 and 32, a plurality of comparators 33a-33c and 34a-34c coupled to the delay elements 31 and 32, a plurality of AND-gates 35 and 36 coupled to the comparators 33a-33c and 34a-34c, an OR-gate 37 coupled to the AND-gates 35 and 36, and a multiplexer 38 coupled to the first delay element 31 and the OR-gate 37.
The first delay element 31 delays the peak signal P(t) input to the local extrema isolation unit 30 for a predetermined time period. The second delay element 31 further delays the signal delayed by the first delay element 32 for the predetermined time period. The first comparator 33a receives the output of the first delay element 31 and the peak signal P(t), determines whether the output of the first delay element 31 is greater than or equal to the peak signal P(t), and generates a high level signal if yes and a low level signal if no. The second comparator 33b compares the outputs of the first and second delay elements 31 and 32. If the output of the first delay element 31 is greater than or equal to the output of the second delay element 32, the second comparator 33b generates a high level signal. Otherwise, the second comparator 33b generates a low level signal to the first AND-gate 35. The third comparator 33c determines whether the output of the first delay element 31 is greater than zero, and generates a high level signal if yes, and a low level signal if no. The first AND-gate 35 ANDs the outputs of the first, second and third comparators 33a-33c to generate an output signal to the OR-gate 37. The comparators 33a-33c process positive-valued samples of the peak signal P(t) whereas the comparators 34a-34c process negative-valued samples of the peak signal P(t).
The fourth comparator 34a determines whether or not the output of the first delay element 31 is less than or equal to the peak signal P(t), and generates a. high level signal if yes, and a low level signal if no. The fifth comparator 34b determines whether or not the output of the first delay element 31 is less than or equal to the output of the second delay element 32, and generates a high level signal if yes, and a low level signal if no. The sixth comparator 34c determines whether or not the current value of the peak signal P(t) is negative, and generates a high level signal if yes, and a low level signal if no. The outputs of the fourth, fifth, and sixth comparators 34a-34c are output to the second AND-gate 36. The outputs of the first and second AND-gates 35 and 36 are received by the OR-gate 37, and the OR-gate 37 generates either a high level signal or a low level signal according to the OR-gate logic. If the OR-gate 37 generates a high level signal to the multiplexer 38, the multiplexer 38 selects the output of the first delay element 31 as its output. If the OR-gate 37 generates a low level signal to the multiplexer 38, the multiplexer 38 selects the ground voltage as its output. Accordingly, the local extrema isolation unit 30 isolates the local extrema of the peak signal P(t) to generate the extrema signal E(t).
The filter 40 of Fig. 3 convolves (filters) the extrema signal E(t) of the local extrema isolation unit 30 through a filter having a predetermined impulse response. Fig. 7A shows an example of the filter 40. As shown in Fig. 7A, the filter 40 includes a Finite Impulse Response (FIR) filter unit 41 which has a certain filtering characteristic. The FIR filter unit 41 provides an impulse response that constricts a majority of the filter's spectral energy to the band-pass region of the original input signal S(t). The FIR filter unit 41 can provide an impulse response, such as a window function including a Kaiser window, a Hamming window, a Hanning window, or any other impulse response that has the desired spectral characteristics of a low pass filter.
Fig. 7B shows an exemplary logic circuit of the FIR filter unit 41 of Fig. 7A. As shown in Fig. 7B, the FIR filter unit 41 includes a plurality of delay elements 42a-42f connected to each other in series, a plurality of multipliers 44a-44g connected to the plurality of delay elements 44a-44f, and an adder 46 connected to the plurality of multipliers 44a-44g. Here, it is preferred that the delay elements 42a-44f delay their input signal for the same delay time period. The multipliers 44a-44g multiply the extrema signal E(t) and the output of the delay elements 42a-42f with corresponding filter coefficients g0-g6.
The first multiplier 44a multiplies the extrema signal E(t) input to the filter unit 41 with the first filter coefficient g0. The first delay element 42a delays the extrema signal E(t) by a predetermined delay time period, and outputs the delayed extrema signal E(t) to the second delay element 42b and the second multiplier 44b. The second multiplier 44b multiplies the delayed extrema signal E(t) with the second filter coefficient gl. Similarly, the second, third, fourth, fifth and sixth delay elements 42b-42f further delay the delayed extrema signal E(t) by the predetermined delay time period, and output the delayed extrema signal E(t) to the third, fourth, fifth, sixth, and seventh multipliers 44c-44g, respectively. The multipliers 44c-44g multiply the delayed extrema signal E(t) with the third, fourth, fifth, sixth, and seventh coefficients g2-g6, respectively. Although six delay elements and seven multipliers have been shown and described, the filter unit 41 can include any number of delay elements and multipliers to provide a desired filter characteristic.
The outputs of the multipliers 44a-44g are added by the adder 46, and the adder 46 outputs the addition result as the peak cancellation signal F(t).
The delay unit 50 of Fig. 3 delays the input signal S(t) for a predetermined time period to compensate for the processing delay of the peak isolation unit 20, the local extrema isolation unit 30, and the filter 40. The delay unit 50 can be composed of a plurality of shift registers, or in digital memory, the data can be read out after a predetermined time period. The delay unit 50 can be implemented as a CCD delay, an RC delay, or other known delays in the art.
The adder 60 of Fig. 3 adds the input signal S(t) delayed by the delay unit 50 and - (minus) peak cancellation signal F(t) generated by the filter 40. In the alternative, the adder 60 can subtract the peak cancellation signal F(t) of the filter 40 from the delayed input signal S(t). Such an adder or the like is known in the art.
Fig. 8 shows an exemplary logic circuit of the hard limiting unit 70 of Fig. 3. As shown in Fig. 8, the hard limiting unit 70 includes a comparator 71, an inverter 72, and a multiplexer 73. The inverter 72 inverts a clipping threshold signal V<sub>CL</sub> generated from a clipping threshold generator 80. The clipping threshold generator 80 may be the same as the clipping threshold generator 10, and the same clipping threshold signal V<sub>CL</sub> may be input to the peak isolation unit 20 and to the hard limiting unit 70. The comparator 71 receives the clipping threshold signal V<sub>CL</sub> and the impulse clipped signal I(t) as THRESHOLD and IN inputs, respectively. The comparator 71 determines whether or not IN is greater than or equal to THRESHOLD, and generates a selecting signal for selecting the "2" input port of the multiplexer 73 if yes. If IN is less than -THRESHOLD, then the comparator 71 generates a selection signal for selecting the "1" input port of the multiplexer 73. Otherwise, the comparator 71 generates a selection signal for selecting the "0" input port of the multiplexer 73.
The multiplexer 73 receives the clipping threshold signal V<sub>CL</sub>, the output of the inverter 72, and the impulse clipped signal I(t) at its "2", "1", and "0" input ports, respectively. According to the selection signal from the comparator 71, one of the "2", "1", and "0" input ports of the multiplexer 73 is selected. Accordingly, a further peak-limited, impulse clipped signal I'(t) is generated. The impulse clipped signal I(t) or I'(t) of the present device 100 is a peak limited signal with a reduced P/A ratio, and is without significant out-of-band spectral artifacts.
Fig. 9 shows a graph for comparing the impulse clipped signal I(t) of the present invention with the hard clipped signal H(t) of the conventional art. The input signal S(t) is represented with a dash-dot line, the hard clipped signal H(t) is represented with a solid line, and the impulse clipped signal I(t) (or I'(t)) is represented with a dashed line. The hard clipped signal H(t) depicts the input signal S(t) which has been hard-clipped according to the conventional hard clipping process. The impulse clipped signal I(t) depicts the input signal S(t) that has been peak-limited according to the impulse clipping operation of the present invention. The impulse clipped signal I(t) clearly has smoother peak edges than the hard clipped signal H(t), thereby reducing out-of-band spectral artifacts due to clipping.
Fig. 10 shows an example of the peak cancellation signal F(t) of the present invention in comparison with a noise-like signal N(t) resulting from the conventional hard clipping process. The peak cancellation signal F(t), which is combined with the input signal S(t) in the present invention, has wider and smoother peaks than the noise-like signal N(t). Fig. 11 illustrates the spectrum of the peak cancellation signal F(t) showing a reduced spectrum emission outside of its pass-band region (about 0.3 frequency units).
Fig. 12 shows the spectrum of the impulse clipped signal I(t) resulting from adding the input signal S(t) and the peak cancellation signal F(t) according to the present invention. It shows a significantly reduced spectrum emission outside of its pass-band region (about 0.3 frequency units), and a majority of the impulse clipped signal I(t) constrained within its pass-band region. In contrast, the spectrum of the hard clipped signal H(t) of the conventional hard clipping process, as shown in Fig. 2B, has a significantly high spectrum emission outside of its pass-band region.
A method of limiting peaks of an input signal according to the impulse clipping operation of the present invention will be described referring to Figs. 3 and 4A-4E.
A clipping threshold signal V<sub>CL</sub> is generated by the clipping threshold generator 10 and input to the peak isolation unit 20. The peak isolation unit 20 isolates the peaks of an input signal S(t) as shown in Fig. 4A to generate a peak signal P(t) as shown in Fig. 4B. The local extrema of the peak signal P(t) are isolated by the local extrema isolation unit 30 to generate an extrema signal E(t) as shown in Fig. 4C. The extrema signal E(t) is filtered based on the impulse response of the filter 40 to generate a peak cancellation signal F(t) as shown in Fig. 4D. The peak cancellation signal F(t) is added with the delayed input signal S(t) to generate an impulse clipped signal I(t) as shown in Fig. 4E according to the present invention. Further, the impulse clipped signal I(t) can be hard clipped by the hard limiting unit 70 to generate a further limited, impulse clipped signal I'(t). The impulse clipped signal I(t) or I'(t) has a reduced P/A ratio compared to the hard clipped signal of the conventional art, and has reduced out-of-band spectral artifacts compared to the window clipped signal of the conventional art.
According to the present invention, both analog and digital signals can be processed to limit their peaks without introducing intolerable levels of splatter, noise, or other characteristics which have been introduced in conventional methods.
18 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4 Sheet 5 Sheet 6 Sheet 7 Sheet 8 Sheet 9 Sheet 10 Sheet 11 Sheet 12 Sheet 13 Sheet 14 Sheet 15 Sheet 16 Sheet 17 Sheet 18
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| GB2401736B | Cited by | United Kingdom | Search report |
| US11119063B2 | Cited by | United States of America | Applicant |
| US10856302B2 | Cited by | United States of America | Applicant |
| US7266354B2 | Cited by | United States of America | Applicant |
| WO2004051952A1 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| US7260209B2 | Cited by | United States of America | Search report |
| EP1108318A1 | Cited by | European Patent Office (EPO) | Examiner |
| GB2401736A | Cited by | United Kingdom | Search report |
| US7340004B2 | Cited by | United States of America | Applicant |
| WO03075457A3 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| EP3584568A1 | Cited by | European Patent Office (EPO) | Search report |
| WO03001697A3 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| WO03036897A1 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| GB2489919A | Cited by | United Kingdom | Search report |
| GB2489919B | Cited by | United Kingdom | Search report |
| EP1220445A2 | Cited by | European Patent Office (EPO) | Search report |
| WO03001697A2 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| US6885850B2 | Cited by | United States of America | Applicant |
| US9807771B2 | Cited by | United States of America | Applicant |
| EP1108318B1 | Cited by | European Patent Office (EPO) | Examiner |
| CN110613448A | Cited by | China | Search report |
| WO03075457A2 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| EP1220445A3 | Cited by | European Patent Office (EPO) | Search report |
| EP0545596A1 | Cites | European Patent Office (EPO) | Search report |
| DE19548172A1 | Cites | Germany | Search report |
| US5638403A | Cites | United States of America | Search report |
| US5762068A | Cites | United States of America | Search report |
12 members in 8 offices
Priority claims4
| Document | Office | Kind | Date |
|---|---|---|---|
| 126743 | United States of America | – | |
| 12674398 | United States of America | A | |
| 126743 | – | – | – |
| US19980126743 | – | – | – |
Members12
| Document | Office | Kind | |
|---|---|---|---|
| CA2273527A1 | Canada | A1 | |
| EP0977355A2This record | European Patent Office (EPO) | A2 | |
| KR20000012107A | Republic of Korea | A | |
| AU4234899A | Australia | A | |
| CN1248096A | China | A | |
| JP2000216654A | Japan | A | |
| EP0977355A3 | European Patent Office (EPO) | A3 | |
| US6356606B1 | United States of America | B1 | |
| JP3484375B2 | Japan | B2 | |
| EP0977355B1 | European Patent Office (EPO) | B1 | |
| DE69927328D1 | Germany | D1 | |
| DE69927328T2 | Germany | T2 |
38 legal events, as 4 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Change of applicant/patenteeR081 | R081 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Notification of lapseLapsedST | ST | FR | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal feeWithdrawnR119 | R119 | DE | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Fee paymentPLFP | PLFP | FR | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Fee paymentPLFP | PLFP | FR | |
| Lien (pledge) cancelledRG | RG | FR | |
| Lien (pledge) constitutedGC | GC | FR | |
| Change of name or company nameCD | CD | FR | |
| Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)REGISTERED BETWEEN 20131121 AND 20131127732E | 732E | GB | |
| No opposition filedOpposition26N | 26N | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| Fr: translation filedET | ET | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Corresponds to:REF | REF | EP | |
| Designated contracting statesAK | AK | EP | |
| European patent grantedGrantedFG4D | FG4D | GB | |
| Information on inventor provided before grant (corrected)RIN1 | RIN1 | EP | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Grant fee paidORIGINAL CODE: EPIDOSNIGR3GRAS | GRAS | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOSNIGR1GRAP | GRAP | EP | |
| Designation fees paidDE FI FR GB SEAKX | AKX | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAL;LT;LV;MK;RO;SIAX | AX | EP | |
| Search report despatchedORIGINAL CODE: 0009013PUAL | PUAL | EP | |
| Designated contracting statesAK | AK | EP | |
| Request for extension of the european patentAL;LT;LV;MK;RO;SIAX | AX | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 0977355
- Publication, DOCDB
- 0977355
- Publication, EPODOC
- EP0977355
- Application
- 99305709
- Application, DOCDB
- 99305709
- Application, EPODOC
- EP19990305709
Titles3
- German
- Vorrichtung und Verfahren zur Signalspitzenbegrenzung
- English
- Device and method for limiting peaks of a signal
- French
- Dispositif et méthode pour limiter les crêtes d'un signal
Classification
- CPC, 1
- H03G11/00
- IPC, 3
- H03K5 08
- H03G11 00
- H03H17 00
Designated states2
- Contracting states, 1
- Sweden
- Extension states, 1
- Slovenia