Parallel data processor

A parallel processor has a controller for generating control signals, and a plurality of identical processing cells, each of which is connected to at least one neighbouring cell and responsive to the controller for processing data in accordance with the control signals. Each processing cell includes a memory, a first register, a second register, and an arithmetic logic unit (ALU). An input of the first register is coupled to a memory output. The output of the first register is coupled to a second register located in a neighbouring cell. An input of the second register is coupled to receive an output from a first register located in a neighbouring cell. The output of the second register is coupled to an input of the ALU. In another feature, mask logic is interposed between A and B operand sources, and two inputs of the ALU. The mask logic also inputs a mask source and in response to control signals, can output the A operand logically OR'ed with the mask, and can output the B operand logically AND'ed with the mask. In another feature, each cell includes a multiplexor coupled to a neighbouring cell for selectively transmitting cell data to the neighbour, or for effectively bypassing the cell during data shift operations by transmitting data that is received from a neighbouring cell to a neighbouring cell. Other enhancements to a cell architecture are also disclosed.