EP0903884A3

Phase estimating circuit and demodulating circuit

Abstract

The presence or absence of a clock component is detected for an input signal. If the input signal does not comprise a clock component, the operation of a computing circuit is halted, thereby further improving the accuracy of phase estimation. A signal generating circuit(a) produces a twiddle factor for DFT. A DFT circuit(31) performs discrete Fourier transform on an input signal for a predetermined number of symbols based on the twiddle factor for DFT. A pattern detecting circuit(13) examines the input signal for its pattern based on the output from the DFT circuit(31). An averaging filter(32) turns on or off the operation of the subsequent averaging filter(32) according to the detected pattern, and averages the outputs from the DFT circuit(31) to remove a noise component.

EP0903884A3, drawing sheet 1
Sheet 1 of 1

Term

Term ended

Projected expiry passed 18 June 2018, 8.3 years ago.

  1. Priority
  2. Filed
  3. Published
  4. Projected expiry
  5. Today

1 sheet

  1. Sheet 1