Process for forming a deep trench-type storage node for a DRAM

<b>BACKGROUND OF THE INVENTION</b>

<b>FIELD OF THE INVENTION</b>

The present invention relates generally to dynamic random access memories (DRAMs), and more particularly to a method for forming a storage node which utilizes a reduced number of polyfills and chemical-mechanical polishes that provides a smooth transition between the node dielectric and the collar oxide of the storage node.

<b>DESCRIPTION OF THE PRIOR ART</b>

Deep trench-based storage devices are commonly used in DRAM cells. Such devices are typically etched 4-8 um deep into the silicon substrate. The process used for forming the deep trench differs between 4 Mb, 16 Mb, 64 Mb, 256 Mb, and 1 GB DRAM cells, however, there are a given number of process steps that are common to each generation of DRAM cell. The commonly performed deep trench processing steps, which constitute a large portion of the cost of making each of these trench-based DRAM cells, are as follows: the deposition of a node dielectric by low pressure chemical vapor deposition (LPCVD) of SiN, the reoxidation of the node dielectric, the deposition of a first polysilicon fill using LPCVD, the chemical mechanical polish of the first polysilicon fill, the etching of a first recess in the first polysilicon fill using reactive ion etching (RIE), the deposition of a collar oxide, the etching of the collar oxide using RIE, the deposition of a second polysilicon fill using LPCVD, and the chemical mechanical polish the second polysilicon fill.

In the 256 Mb DRAM deep trench process, the connection between the storage trench and its associated array transistor is provided by a third polysilicon fill that is etched 50 nm below the silicon surface. This processing step is commonly referred to as the "buried strap formation". The buried strap process complicates the deep trench process and makes the deep trench process significantly more costly.

Another problem associated with the 256 Mb DRAM cell process relates to the vulnerability of the top portion of the SiN node dielectric. In current deep trench processing, the node dielectric is etched off the sidewalls of the trench. The depth of the node dielectric etch is determined by the first deep trench recess formed in the first polysilicon fill. The top portion of the node dielectric is susceptible to damage by the deep trench recess, the node dielectric etch, and collar oxide etch processes. The node dielectric thickness presently used is 6nm, however, the final targeted thickness is even thinner or approximately 5 nm. In large deep trench test macros (224 Mb deep trenches), it has been found that shorting between the deep trenches is more prevalent when the first deep trench recess and, the node and collar oxide etch process are used. Conversely, when these processes are not used, the frequency of shorting between the deep trenches is negligible.

The shorting that occurs between the trenches originates at exposed areas of the deep trench sidewall which are at the top of the node dielectric. An exposed portion of the deep trench sidewall will eventually leave the substrate in contact with the polysilicon fill thus, causing shorts. As the node dielectric is further scaled down to 5 nm, these "extrinsic" fails will become even more ubiquitous.

It is, therefore, an object of the present invention to provide a simplified method for forming a storage node in a deep trench process which reduces the number of polysilicon fills and chemical-mechanical polishes and also provides a smooth transition between the node dielectric and the collar oxide.

<b>SUMMARY OF THE INVENTION</b>

The present invention is a simplified method of fabricating a storage node for a deep trench-based DRAM on a semiconductor substrate. The method comprises the etching a trench in a surface of the substrate and then forming a layer of dielectric material on a sidewall of the trench. Next, a layer of oxide is grown on the sidewall. A portion of the layer of oxide is then removed from the sidewall in order to orient the layer of oxide a predetermined distance from the surface of the substrate. Finally, the trench is filled with a semiconductive material.

<b>BRIEF DESCRIPTION OF THE DRAWINGS</b>

For a detailed understanding of the present invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings wherein: <ul id="ul0001" list-style="none" compact="compact"><li>FIG. 1 is a cross-sectional view through a deep trench DRAM after the deposition of a SiN node dielectric;</li><li>FIG. 2 is a cross-sectional view through the deep trench DRAM of FIG. 1 after filling the trench with resist;</li><li>FIG. 3 is a cross-sectional view through the deep trench DRAM of FIG. 2 after recess etching the resist;</li><li>FIG. 4 is a cross-sectional view through the deep trench DRAM of FIG. 3 after stripping the TEOS mask and a resist clean of the deep trench;</li><li>FIG. 5 is a cross-sectional view through the deep trench DRAM of FIG. 4 after a collar/node reoxidation;</li><li>FIG. 6 is a cross-sectional view through the deep trench DRAM of FIG. 5 after filling the trench with resist;</li><li>FIG. 7 is a cross-sectional view through the deep trench DRAM of FIG. 6 after a collar oxide etch;</li><li>FIG. 8 is a cross-sectional view through the deep trench DRAM of FIG. 7 after filling the trench with polysilicon;</li><li>FIG. 9 is a cross-sectional view through the deep trench DRAM of FIG. 8 after planarization;</li><li>FIGS. 10 and 11 are SEM micrographs after etching the resist down to a previously defined buried plate;</li><li>FIGS. 12 and 13 are SEM micrographs of deep trenches that have been processed according to the present invention; and</li><li>FIG. 14 is a cross-sectional TEM micrograph showing an undercut region associated with the pad oxide of a deep trench DRAM made in accordance with the present invention.</li></ul>

<b>DETAILED DESCRIPTION OF THE INVENTION</b>

The present invention describes a method which simplifies the storage node formation portion of the deep trench process by reducing the number of polysilicon fills and chemical-mechanical polishes from three to one and which also provides a smooth transition between the node dielectric and the collar oxide. This is accomplished in the present method by employing a resist fill and a chemical down-steam etching (CDE) technique to etch the node dielectric off the top portion of each of the deep trenches, and a self-defined, thermally-grown collar oxide that is formed during the node reoxidation of the SiN node dielectric.

Although the method of the present invention will be described in regard to fabricating a 256 Mb DRAM cell, it should be understood that the present method is equally useful for fabricating other generation DRAM cells such as 4, 16 and 64 Mb DRAMs.

Referring to FIG. 1, a cross-sectional view through one of the deep trenches 18 etched in a silicon substrate 10 is shown. The method of the present invention is implemented after a first resist fill for buried plate formation (not shown) and node dielectric 20 of SiN has been deposited in the deep trench 18 using conventional LPCVD techniques. The deep trench 18 is formed using conventional RIE techniques. Further, a pad oxide layer 12, a SiN pad layer 14, and a deep trench mask layer 16 of TEOS have been deposited on the surface of the substrate 10.

After the node dielectric 20 has been deposited, a second resist fill 22 of for example, AZ 7500, is deposited (without baking) in the deep trench 18 as shown in FIG. 2. Next, in FIG. 3, a second CDE is used to etch the resist fill 22 to a depth D1 of approximately 1.5 um, this being the depth of a previously defined arsenosilicate glass (ASG)/buried plate (not shown). As can be seen, the node dielectric 20 has been removed entirely from the upper portion of the deep trench sidewall 19. During the CDE process, additional silicon on the order of approximately 10 nm can be removed from the upper portion of the deep trench sidewall 19 in order enlarge the deep trench 18 to account for the later growing of an oxide at the upper portion of the deep trench sidewall 19 which could hinder the proper filling of the deep trench 18 with polysilicon.

In FIG. 4, the entire deep trench mask layer 16 of TEOS that was used for forming the deep trench 18 has been stripped away using a 7:1 BHF etch for 520s. As shown, the etching is performed without undercutting the pad films 14 and 12.

After striping the deep trench mask layer 16 and performing a resist clean of the deep trench 18 to remove the resist fill 22, a node reoxidation process is performed. As shown in FIG. 5, the node reoxidation process oxidizes the node dielectric 20 remaining in the deep trench 18 and grows a collar oxide 24. The node reoxidation process uses a thermal wet oxidation performed at approximately 900°C at 10 m wet O₂, to grow the collar oxide 24 along the deep trench sidewall 19 to a thickness of approximately 50 nm.

In FIG. 6, the deep trench 18 has been filled once again with a third resist fill 26 and subsequently recessed using a CDE process down to a depth D2 of between 100 and 150 nm below the surface 11 of the silicon substrate 10.

In FIG. 7, a short duration wet etch using a 40:1 BHF (approximately 3 - 4 minutes) or alternatively a 7:1 BHF (approximately 30 - 40 seconds), has been used to remove the collar oxide 24 off the deep trench sidewall 19. The wet etch is used to form the lower portion of a buried strap 28. After wet etching the resist fill 26 is cleaned from the deep trench 18.

In FIG. 8, the deep trench 18 has been filled with an arsenic-doped polysilicon 30 which covers the pad SiN 14. The polysilicon fill 30 is subsequently planarized down to the pad SiN 14 using a chemical-mechanical polish as shown in FIG. 9. The polysilicon fill and planarization steps described above are performed only once in the method of the present invention as compared to the 3 polysilicon fills and chemical-mechanical polishes of prior art techniques. After the planarization of the polysilicon fill 30, a buried strap recess process is performed along with the remaining process steps for a 256 Mb DRAM.

The resulting structure created by the method of the present invention can be seen in the SEM micrographs of FIGS. 10 and 11 which show a 256Mb DRAM made in accordance with the present invention after a second CDE recess (i.e. an etch of the resist down to the buried plate depth). As can be seen, there is excellent uniformity between the center and edge chips. FIGS. 12 and 13 are SEM micrographs of deep trenches that have proceeded through the following processing steps: 1) CDE to form the second recess, 2) 7:1 - 520 s BHF etch (mask TEOS strip), 3) resist clean, 4) node reoxidation (900°C - 10 m wet), and 5) intrinsic polyfill. The micrographs of FIGS. 12 and 13 show an oxide, approximately 50 nm thick, along the deep trench sidewall. In addition, at the bottom of the collar oxide, there is a small "bird-beak" shaped structure present at the node/collar intersection. The "bird-beak" shaped structure is important as it provides a smooth transition between the reoxidized node dielectric and the collar oxide. Thus, the probability of deep trench-substrate shorts are greatly reduced. Note that the voids which can be observed in the polysilicon fill underneath the collar oxide (∼ 60 nm in diameter), can be minimized by slightly recessing the deep trench sidewalls as described earlier, by using the CDE after the resist/node dielectric etch, to etch off the top portion of the deep trench.

A TEOS mask strip of approximately 9 minutes long can be implemented after performing the second CDE due to the presence of the SiN node dielectric present within the undercut region of the pad oxide. This undercut region is formed during the removal of the ASG which forms the buried plate. The undercut region can vary in length from the cross-section TEMs of the pad oxide undercut, thus, the undercut region has been observed to vary as much as 70 nm. However, immediately after the ASG strip, the node dielectric is deposited and "plugs" up the undercut region entirely. FIG 14 is a cross-section TEM micrograph which shows a 70nm undercut region that is, for the most part, filled entirely with the node dielectric. The presence of this node dielectric protects the pad oxide from being fully undercut and allows for further oxide etches, namely the mask TEOS etch and the collar oxide etch to define the bottom of the buried strap.

The primary benefits of the method of the present invention are lower cost and reduced process time. In particular a cost savings of approximately 11% and a process time savings achieved through an approximately 49% reduction in the number of processing steps, are realized over the present DT processing methods.

Apart from the cost savings, the method of the present invention does not require any unique tools or tool development. Moreover, in addition to the benefits stemming from the reduction of DT polyfills from three to one as previously described, the elimination of the first and second polysilicon fills substantially avoids the possibility of oxide residuals from either incomplete collar etching, or interfacial oxide buildup of the first As-doped polysilicon fill (e.g. formed during the waiting period between the first and second polysilicon fills). The corresponding reduction from three DT poly CMPs to one DT poly CMP substantial overcomes or reduces the problem of pad SiN erosion due to the multiple CMPs. Further, the presence of a thermally-grown oxide for the collar oxide avoids the diffusion of oxygen into the collar oxide and generally reduces the formation of the vertical bird's beak of the collar oxide. This, in turn, should reduce the tendency of trench-induced dislocations from forming in the array. Still further DT-substrate shorts are generally eliminated since the present invention produces a smooth transition from the thermally grown collar oxide to the node dielectric. Finally, the metals that are typically present in reactive ion etching (RIE) during polyfill recess processes which could adversely affect the storage capacity of the DT are substantially eliminated.

It should be understood that the embodiments described herein are merely exemplary and that a person skilled in the art may make many variations and modifications to these embodiments utilizing functionally equivalent elements to those described herein. Any and all such variations or modifications as well as others which may become apparent to those skilled in the art, are intended to be included within the scope of the invention as defined by the appended claims.