IC card reader/writer and data transfer method
Abstract
This record has no abstract on file.
Term
Term ended
Expired 21 May 2016, 10.3 years ago.
- Priority
- Filed
- Granted
- Expired
- Today
6 claims: 2 independent, 4 dependent
- 1An IC card reader/writer (1) adapted to be connected in operation to a host unit (2) performing communication based on a first protocol type, to be operated based on a command from the host unit (2) and to transfer data to and from an inserted IC card (3), the reader/writer (1) comprising identifying means (ST4) for, when an IC card is inserted, identifying a protocol type of the IC card based on a specific one of data sent from the IC card, and control means for transferring data between the host unit (2) and the IC card (3), comprising first control means (10, 11, 12, 13) for transferring data between the host unit (2) and the IC card (3) after performing control conversion of transfer data on the basis of an identification result of the identifying means, characterized in that the control means further comprises determining means (ST2) for determining whether the protocol type of the IC card is the same as the first protocol type which is a protocol type of the host unit, and second control means (14, 15, 16, 17) for, when the protocol type of the IC card (3) corresponds to the first protocol type as a result of determination by the determining means, transferring data between the IC card and the host unit directly.
- 4The reader/writer according to one of claims 1 to 3, characterized in that the first protocol type is comprised of a block transmission protocol and a second protocol type is comprised of a character transmission protocol and the first control means has means (10, 11) for buffering block unit data from the host unit and for transferring the data to the IC card after converting the block unit data to a character unit data and means (12, 13) for buffering the character unit data from the IC card and for transmitting the data to the host unit after converting the character unit data to a block unit data.
- 5The IC card reader/writer (1) according to one of claims 1 to 4, further comprising:an IC card interface (24) for communicating with an inserted IC card;a communication interface (25) for communicating with a host unit connected thereto, and a mode switch (SW1) provided between the IC card interface and the communication interface for switching a transfer mode between the host unit and the IC card via me IC card reader/writer, wherein the second control means includes means for, when the protocol type of the IC card corresponds to the first protocol type as a result of determination by the determining means, switching the mode switch (SW1) to a through mode for transferring data between the host unit and the IC card directly, and the first control means includes means for, when the protocol type of the IC card corresponds to a second protocol type different from the first protocol type as a result of identification by the identifying means, switching the mode switch to a through inhibiting mode for transferring data between the host unit and the IC card after a corresponding protocol conversion of transfer data has been performed.
- 6A method for transferring data for an IC card reader/writer (1) adapted to be connected in operation to a host unit (2) performing a communication based on a first protocol type, to be operated based on a command from the host unit (2) and to transfer data to and from an inserted IC card (3), comprising the steps of identifying (ST4), when an IC card (3) is inserted, a protocol type of the IC card (3) based on a specific one of data sent from the IC card (3) and providing a result of identification, transferring (21) data between the host unit and the IC card, subjecting (10-13) data to be transferred between the host unit (2) and the IC card (3) to a protocol conversion on the basis of the result provided by the identifying step and transferring (21) the protocol-converted data between the host unit and the IC card, characterized by the step of determining (ST2) whether the protocol type of the IC card is the same as the first protocol type which is a protocol type of the host unit, and controlling (14-17), when the protocol type of the IC card (3) corresponds to the first protocol type as the result of determination, data to be transferred between a host unit (2) and the IC card (3) directly.
Independent claims4
38 paragraphs, as filed
0001The present invention relates to an IC card reader/writer according to the peamble of claim 1 and a method according to the preamble of claim 6.
0002Conventionally, when an IC card whose protocol type belongs to the international standard protocol T = 1 (half-duplex start-stop synchronization block transmission protocol) is operated, use has been made of an IC card reader/writer corresponding to an IC card of the protocol type T = 1, while, when an IC card whose protocol type belongs to the international standard protocol T = 0 (half-duplex start-stop character transmission protocol) is operated, use has been made of an IC card reader/writer corresponding to an IC card of the protocol type T = 0.
0003As appreciated from the above, when the IC card of the protocol type T = 1 and IC card of the protocol type T = 0 are to be operated, it is necessary to have two corresponding IC card reader/writers, one of which is of a type T = 1 and the other of which is of a type T = 0. It has been impossible, therefore, to operate these different kinds of IC cards (T = 1, T = 0) on one IC card reader/writer.
0004An IC card reader/writer according to the preamble of claim 1 and a method according to the preamble of claim 6 are known from each of Patent Abstracts of Japan as for JP-A-63-250726 and JP-A-63-250789 (both in Vol. 13, No. 64 (P-827)). EP-A-0 513 507 discloses an IC card supporting a plurality of different protocol types.
0005It is the object of the present invention to provide an IC card reader/writer and data transfer method which can improve the handling of a plurality of kinds of IC cards of different protocol types, if an IC card and a host unit could have the same protocol type.
0006This object is achieved by an IC card reader/writer according to claim 1, and a method according to claim 6, respectively.
0007Further developments of the invention are given in the dependent claims.
0008In this way, the IC card reader/writer can handle IC cards whose protocol types differ from each other and, by doing so, for example, it can be used on a different IC card even if the IC card of the user belongs to either a protocol type T = 0 or a protocol type T = 1.
0009This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which: <ul id="ul0001" list-style="none" compact="compact"><li>FIG. 1 is a block diagram schematically showing a practical array of an IC card reader/writer system of the present invention;</li><li>FIG. 2 is a schematic view showing an outer appearance of the IC card reader/writer;</li><li>FIG. 3 is a block diagram schematically showing an arrangement of an IC card reader/writer;</li><li>FIG. 4 is a flow chart for explaining a basic operation of the IC card reader/writer;</li><li>FIG. 5 is a flow chart for explaining an analytical action of initial response data;</li><li>FIG. 6 is a flow chart for explaining an operation when a protocol type of the IC card is T = 0; and</li><li>FIG. 7 is a flow chart for explaining an operation when a protocol type of an IC card is T = 1.</li></ul>
0010One embodiment of the present invention will be explained below with reference to the accompanying drawings.
0011FIG. 1 shows a practical system of an IC card reader/writer according to the present invention. That is, an IC card reader/writer 1 is connected, via an RS-232C interface for example, to a host apparatus 2 serving as a high-level apparatus. Upon receipt of an IC card 3, the IC card reader/writer 1 accepts it to allow data to be read from, or written to, the IC card.
0012FIG. 2 is an outer view showing the IC card reader/writer 1. At the front side of a body 4 of the IC card reader/writer 1 are provided, for example, a card insertion inlet 5 for inserting an IC card 3, a power supply lamp 6 lighted when a power supply is turned on, an access lamp 7 lighted when the reader/writer is accessed by the IC card 3. Reference numeral 8 shows a power supply cord.
0013FIG. 3 is a block diagram showing the arrangement of the IC card reader/writer. That is, to a CPU (central processing unit) 21 is connected a read only memory (ROM) 22, random access memory (RAM) 23, IC card interface 24 and communication interface 25. The communication interface 25 is comprised of an RS-232C interface and connected to a host unit 2. The RAM 23 is used for storing various kinds of data. The IC card interface 24 serves as an interface to the IC card 1 via a contact, not shown, and, after performing predetermined conversion processing, etc., on the IC card data, sends the corresponding data to the CPU 21. The IC card interface 24 also performs predetermined conversion processing, etc., on the data from the CUP 21 and transfers it to the IC card 1 via a contact, not shown.
0014The communication interface 25 serves as an interface upon communication to and from the host unit 2 and, after performing serial/parallel conversion processing, etc., on the data from the host unit 2, transfers the corresponding data the CPU 21. The communication interface 25 performs parallel/serial conversion processing, etc., on the data from the CUP 21 and sends it to the host unit 2. A switch SW1 is turned ON at a "through mode" as will be set out below and turned OFF at the other time.
0015The basic operation of the IC card reader/writer 1 in the arrangement above will be explained below with reference to a flow chart as shown in FIG. 4.
0016In the IC card reader/writer 1, with the power supply turned ON, the CPU 21 is reset, the memories (ROM 22, RAM 23) are checked, associated hardware and software are initialized, and soon. At this time, if the IC card 3 is inserted into the IC card reader/writer 1, the IC card reader/writer 1 ejects the IC card therefrom.
0017When the resetting of the CPU 21, checking of the memories, initialization of the hardware and software are normally completed, the IC care reader/writer 1 is in a state ready for a R/W (reader/writer) command to be transferred from the host unit 2. When, in this state, the IC card reader/writer 1 receives an IC card insertion request command from the host unit 2 - step (1), an IC card user can inserts his or her IC card 3 into the card insertion inlet 5 of the IC card reader/writer 1 - step (2). If, in this case, the IC card 3 is inserted before receiving the IC card insertion request command, the IC card reader/writer 1 rejects the IC card.
0018With the IC card timingly inserted, the reader/writer 1 detects the IC card and accepts it for holding. The IC card reader/writer 1 performs such IC card activating operations as the supplying of the power, supplying of a 3.5 MHz clock pulse and releasing of the resetting - step (3).
0019Upon the activating operation by the IC card reader/writer, the IC card 3 transfers initial response data called "an ATR (answer to reset)" to the IC card reader/writer 1 - step (4). Here, it is assumed that the initial response data contains data representing a type of protocol for the IC card. This is the already well-known technique and any further explanation of it is, therefore, omitted.
0020The CPU 21 in the IC card reader/writer 1 analyzes the initial response data sent from the IC card 3 and identifies the type of the protocol for the inserted IC card 3.
0021The analysis of the initial response data is carried out in accordance with a flow chart as shown, for example, in FIG. 5. First, checking is made to see whether the initial response data from the IC card 3 is normal or not (ST1). If the answer is in the negative, the inserted IC card 3 is ejected from the reader/writer (ST5). If, on the other hand, the answer is in the affirmative, determination is made about whether or not the type of the protocol in the initial response data belongs to an initially determined one protocol, for example, the international standard protocol T = 1 (half-duplex start-stop synchronization block transmission protocol) (ST2). If it is T = 1, then the type of the protocol in the IC card 3 is determined to be T = 1 and the switch SW1 is turned ON, that is, the mode is set to the "through" mode as will be set out below (ST3). Thereafter, the initial response data is transferred to the host unit 2 via the RS-232C interface (ST7).
0022If a result of determination is not T = 1, determination is mode about whether or not the type of the protocol in the initial response data belongs to another type of the protocol initially determined, for example, T = 0 (half-duplex start-stop character transmission protocol) (ST4). If T = 0, then the switch SW1 is turned OFF, that is, the mode is set to a "through" inhibiting mode as will be set out below (ST6). Thereafter, the initial response data is transferred to the host unit 2 via the RS-232C interface (ST7).
0023In this way, when the type of the protocol of the IC card 3 is T = 0 or T = 1, the IC card reader/writer 1 transfers the initial response data from the IC card 3 to the host unit 2 via the RS-232C interface - step (5). When the type of the protocol of the IG card 3 is neither T = 0 nor T = 1 through the analysis of the initial response data, the IC card ready/write 1 ejects the IC card therefrom - step (6).
0024When the IC card ejection request command is received from the host unit 2 - step (7) - after given data is transferred between the IC card 1 and the host unit 2, the IC card reader/writer 1 resets the IC card 3 through its nonactivating action on the IC card, stopping the supply of a power and of a clock pulse - step (8). Thereafter, the IC card reader/writer 1 ejects the IC card 3 therefrom - step (9) and is placed back to a state ready for a W/R command to be received from the host unit 2.
0025An explanation will be given below of the processing by the IC card reader/writer 1 in the case where a command is sent from the host. Here it is assumed that the host unit 2 is based on the protocol type T = 1.
0026First, when the protocol type of the inserted IC card 3 is T = 0, that is, the IC card reader/writer 1 receives, from the IC card 3, an initial response data presented with the protocol type T = 0, the IC card reader/writer 1 sets the data transmission method to a through inhibiting mode (SW1: OFF) and the transmission data from the host unit 2 has an attached node address. The data is transferred to the IC card reader/writer. The CPU 21 of the IC card reader/writer checks the transmission data from the host unit and, if the node address of the transmission data belongs to the IC card, the IC card reader/writer buffers the transmission data and, after protocol-converting the same, transfers the data to the IC card 3.
0027Here, with reference to the flow chart as shown in FIG. 6, explanation will be given below about the case where the host unit 2 writes data into the IC card. Since the host unit 2 is based on the half-duplex short-stop synchronization block transmission protocol (T = 1), it transmits data, as a block transmission format, at each 64 byte for instance to the IC card reader/writer 1 - step (10). The IC card reader/writer 1 buffers the transmission data to the IC card and protocol-converts a half-duplex start-stop synchronization block transmission to a half-duplex start-stop character transmission format and, as the character transmission format, transmits data to the IC card 3 at each byte for instance - step (11).
0028The IC card 3 writes the transmitted data into memory and then a corresponding electronic response message is transmitted as a character transmission format to the IC card reader/writer 1 - step (12). The IC card reader/writer 1 buffers the transmission data coming from the IC card 3 and protocol-converts the half-duplex start-stop character transmission to a half-duplex start-stop synchronization block transmission format. By doing so, the data is transmitted as a block transmission format to the host unit 2 - step (13).
0029In the case where the protocol type of the inserted IC card 3 is T = 1, that is, initial response data presented with the protocol type T = 1 is received from the IC card 3, the IC card reader/writer 1 supplied the data transmission method to a through mode (SW1: ON). The transmission data from the host unit 2 is supplied to both the IC card reader/writer and the IC card. The CPU 21 of the IC card reader/writer checks the transmission data coming from the host unit 2 and, when the node address of the transmission data is other than that from the IC card reader/writer, disregards the transmission data. By doing so, the transmission data directed from the host unit 2 to the IC card is transmitted directly to the IC card.
0030With reference to a flow chart as shown in FIG. 7, explanation will be given below about the case where the host unit 2 writes data into the IC card.
0031The host unit 2 transmits data, as a block transmission format, to the IC card reader/writer 1 at each 64 bytes for instance - step (14). When T = 1, the IC card reader/writer 1 does not buffer the transmission data to the IC card 3 and transmits the data, as a through mode, to the IC card 3 in the form of the block transmission format - step (15).
0032After writing the transmission data into memory, the IC card 3 transmits a corresponding electronic message to the IC card reader/writer 1 as a block transmission format at each 64 bytes for instance - step (16). Since the IC card reader/writer 1 is set to be in a through mode when T = 1, the transmission data to the host unit 2 is not buffered and thus the data is transmitted as a block transmission format to the host unit - step (17).
0033When the data transmission between the host unit 2 and the IC card 3 is completed, the host unit 2 sends an IC card ejection request command with a node address of the IC card reader/writer attached thereto the IC card reader/writer - step (7). Upon receipt of this request command, the IC card reader/writer 1 deactivates the IC card as set out above - step (8), ejects the IC card therefrom - step (9) and is placed in a R/W command wait state.
0034Even if the protocol of the IC card 3 is either T = 0 or T = 1, the data transmission between the IC card reader/writer 1 and the host unit 2 is carried out based on the half-duplex start-stop synchronization block transmission protocol (T = 1). When T = 0, the transmit/receive block between the host unit 2 and the IC card 3 is transmitted to the host unit 2 or the IC card 3 after the buffering of the transmission data by the IC card and, when T = 1, the through mode is involved with no buffering.
0035By doing so, the IC card 3 owned by the user can be handled by a single IC card reader/writer even if the protocol type is either T = 0 or T = 1.
0036Although the above-mentioned embodiment has been explained in connection with the protocol type being T = 1 or T = 0, the present invention is not restricted thereto and it can also be applied to other types.
0037Further, use may be made of three or four types of protocols without being restricted to two types only.
0038As set out above, there are provided an IC card reader/writer and data transmission method which can be applied to several IC cards whose protocol types are different from each other.
4 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| US4724310A | Cites | United States of America | Examiner |
| EP0513507A | Cites | European Patent Office (EPO) | – |
| EP0554164A | Cites | European Patent Office (EPO) | – |
| FR2703167A | Cites | France | – |
| US4724310A | Cites | United States of America | – |
| PATENT ABSTRACTS OF JAPAN vol. 13, no. 64 (P-827), 14 February 1989 & JP 63 250789 A (HITACHI MAXELL LTD), 18 October 1988, | Non-patent | – | – |
| PATENT ABSTRACTS OF JAPAN vol. 13, no. 64 (P-827), 14 February 1989 & JP 63 250726 A (HITACHI MAXELL LTD), 18 October 1988, | Non-patent | – | – |
| PATENT ABSTRACTS OF JAPAN vol. 18, no. 74 (P-1688), 7 February 1994 & JP 05 282534 A (OKI ELECTRIC IND CO LTD), 29 October 1993, | Non-patent | – | – |
| PATENT ABSTRACTS OF JAPAN vol. 16, no. 218 (P-1357), 21 May 1992 & JP 04 042321 A (KYODO PRINTING CO LTD), 12 February 1992, | Non-patent | – | – |
7 members in 4 offices; this record represents the family
Priority claims4
| Document | Office | Kind | Date |
|---|---|---|---|
| 12376895 | Japan | A | |
| 12376895 | Japan | – | |
| JP19950123768 | – | – | – |
| 12376895 | – | – | – |
Members7
| Document | Office | Kind | |
|---|---|---|---|
| EP0744708A2 | European Patent Office (EPO) | A2 | |
| JPH08315090A | Japan | A | |
| EP0744708A3 | European Patent Office (EPO) | A3 | |
| US5799171A | United States of America | A | |
| EP0744708B1This record | European Patent Office (EPO) | B1 | |
| DE69613900D1 | Germany | D1 | |
| DE69613900T2 | Germany | T2 |
35 legal events, as 4 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Notification of lapseLapsedST | ST | FR | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal feeWithdrawnR119 | R119 | DE | |
| Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal feeWithdrawnR119 | R119 | DE | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Opposition rejectedOpposition27O | 27O | EP | |
| Opposition rejectedOppositionORIGINAL CODE: 0009273PLBN | PLBN | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: OPPOSITION REJECTEDSTAA | STAA | EP | |
| Communication despatched that opposition was rejectedOppositionORIGINAL CODE: EPIDOSNREJ1PLCK | PLCK | EP | |
| Reply of patent proprietor to notice(s) of oppositionOppositionORIGINAL CODE: EPIDOS OBSOPLBF | PLBF | EP | |
| Opposition filedOpposition26 | 26 | EP | |
| Reply of patent proprietor to notice(s) of oppositionOppositionORIGINAL CODE: EPIDOS OBSOPLBF | PLBF | EP | |
| Opposition filedOppositionORIGINAL CODE: 0009260PLBI | PLBI | EP | |
| Unpublished change to opponent dataORIGINAL CODE: EPIDOS OPPOPLBQ | PLBQ | EP | |
| European patent in force as of 2002-01-01IF02 | IF02 | GB | |
| Fr: translation filedET | ET | EP | |
| Corresponds to:REF | REF | EP | |
| Designated contracting statesAK | AK | EP | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOS IGRAGRAH | GRAH | EP | |
| Despatch of communication of intention to grantORIGINAL CODE: EPIDOS AGRAGRAG | GRAG | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOS IGRAGRAH | GRAH | EP | |
| Despatch of communication of intention to grantORIGINAL CODE: EPIDOS AGRAGRAG | GRAG | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Designated contracting statesAK | AK | EP | |
| Main classification (correction)RHK1 | RHK1 | EP | |
| Search report despatchedORIGINAL CODE: 0009013PUAL | PUAL | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 0744708
- Publication, DOCDB
- 0744708
- Publication, EPODOC
- EP0744708
- Application
- 96108100
- Application, DOCDB
- 96108100
- Application, EPODOC
- EP19960108100
Titles3
- German
- Lese- und Schreibvorrichtung für eine IC-Karte und Datenübertragungsverfahren
- English
- IC card reader/writer and data transfer method
- French
- Unité de lecture et d'écriture de carte à circuit intégrée et méthode de transfert de données
Classification
- CPC, 2
- G06K7/10297
- G06K7/0008
- IPC, 3
- G06K17 00
- G06K7 00
- H04L29 06
Designated states3
- Contracting states, 3
- Germany
- France
- United Kingdom