EP0690583A3

High speed A/D converter and slew controlled pulse detector

Abstract

A pulse detecting system 1 has a high speed A/D converter 10 and a slew controlled pulse detector 110. The A/D converter 10 has large hysteresis for holding the converted digital value of an input signal VPULSE until the A/D converter 10 is reset. The slew controlled pulse detector 110 limits the slew rate of large amplitude pulse to correct arrival errors and provide an output signa VAT that more accurately represents the arrival time of the input pulse signal, VPULSE.

EP0690583A3, drawing sheet 1
Sheet 1 of 1

Term

Term ended

Projected expiry passed 16 June 2015, 11.3 years ago.

  1. Priority
  2. Filed
  3. Published
  4. Projected expiry
  5. Today

1 sheet

  1. Sheet 1