EP0447841A2

Method for arranging virtual circuits in an ATM (asynchronous transfer mode) switching system.

Abstract

For path selection in a multi-stage ATM switching matrix, the free transmission capacities of intermediate ATM lines are stored individually by means of an occupancy memory. For arranging new virtual circuits, a required transmission capacity is in each case signalled. Depending on the condition of the latter, path selection takes place only via intermediate ATM lines with instantaneously adequately free transmission capacity. Bit rate classes are formed to store the free transmission capacity. The required transmission capacities are also filed in these. Memory spaces assigned to each individual intermediate line are binary-coded in memory elements of the occupancy memory which are provided for each bit rate class, in each case for one intermediate ATM line group which is connected on the output side and/or on the input side to an ATM switching element, if transmission capacity is in each case still freely available according to the allocated bit rate class. During the path selection, the coincidence of the binary coding provided for the respective bit rate class is checked. …<IMAGE>…

EP0447841A2, drawing sheet 1
Sheet 1 of 2

Term

Term ended

Projected expiry passed 26 February 2011, 15.6 years ago.

  1. Priority
  2. Filed
  3. Published
  4. Projected expiry
  5. Today

5 claims: 1 independent, 4 dependent

  1. c-de-0001
    A method for establishing virtual connections in an asynchronous transfer mode-working, multi-stage ATM switching fields comprehensive ATM switching equipment,- In which ATM intermediate lines of switching stage lead to switching stage and ATM switching elements of successive switching stages interconnect- In which connection-specific for the individual virtual connections bit rate limit values ​​(. Eg peak bit rates) are defined by storing corresponding data,- In which connection-specific way using selected at least one ATM intermediate line allocation memory for setting up new virtual connections, wherein the ATM intermediate lines individually the remaining available free bit rate transmission capacities stored,- And in which the admissibility of establishing new virtual connections with respect to each of the coming of these compounds in question ATM intermediate lines against specified for the new virtual connections bit rate limit values ​​and on the basis of the free bit rate each are still available on the ATM intermediate lines concerned transmission capacity is checkedcharacterized. on the one hand, the virtual connections to size ranges of the bit rate limit values ​​relating connection bit rate classes and on the other hand in each case still available on the ATM intermediate lines free transmission capacities transmission bit rate classes are associated with corresponding transmission bit rate limit values, that of one of the ATM switching elements each outgoing and / or hinführenden to such ATM switching element ATM intermediate lines are combined to form an ATM intermediate line group, that in the ATM intermediate line allocation memory or the ATM intermediate line allocation memories for each of the ATM intermediate line groups a group of storage elements each having a plurality is allocated memory locations, each of the storage elements of a particular connection bit rate class or transmission bit rate class and within the respective memory element of each of the memory locations of the devices connected to the respective ATM switching element ATM intermediate lines is assigned, that the individual memory locations of a memory element in each case in the presence of a free transmission capacity on the associated ATM intermediate line for the respective storage element allocated transmission bit rate class are in binary, that corresponding number of ATM intermediate lines to each of the possible ATM intermediate line groups one of the new virtual connection associated connection bit rate class is driven corresponding memory element for setting a new virtual connection via a number of switching stages and that those ATM intermediate lines are selected for the new virtual connection through a set in the same way within the currently selected memory elements as to the order query operation of the individual memory locations have their associated memories, a coincidence in terms of their binary labeling.