Multiple computer interface circuit board
11 claims: 5 independent, 6 dependent
- 1A circuit board for use with systems having a mother board for inclusion of additional circuit boards in the systems, the interfaces between different types of mother boards and the corresponding additional circuit boards of first and second systems conforming to first and second interface standards, comprising:a) circuit board means (C1;C2;C3;C4) for locating and connecting circuitry and for connection to a mother board, b) said circuit board means (C1;C2;C3;C4) having a first interface means (10;30;210) for connecting said circuit board means (C1;C2;C3;C4) to a first interface standard belonging to a first mother board type, c) said first interface means (10;30;210) being located on a side of said circuit board means, d) said circuit board means having a second interface means (12;32;212) for alternatively connecting said circuit board means to a second interface standard belonging to a second mother board type, e) said second interface means (12;32;212) being located on a side of said circuit board means (C1;C2;C3;C4);f) further comprising means (100,102,112) for interconnecting the circuitry located on said circuit board means (C1;C2;C3;C4) to cooperate with the active interface standard;g) said interconnecting means (100,112,102) including means (100,112) for sensing which of that interface means is active and producing an output indicative thereof;characterized in that h) said means (100,112) for sensing the active interface means includes a configuration memory means connected to separate power supply lines (104,110) from each interface means and supplying data (122,124) configuring the circuitry (108) on the circuit board (C1;C2;C3;C4) to interact with the active interface means.
- 9
Independent claims5
41 paragraphs, as filed
Background of the Invention
1. Field of the Invention
The present invention relates to circuit boards which are installed in computer systems.
2.
Description of the Prior Art
Many computers and computer systems employ what are called "mother boards," "system boards," or "back planes" which contain signal busses and electrical connectors. The busses and connectors are interfaces which are used to allow additional circuit boards to be used in the computer system so that different configurations and expansions of the system can be developed. In order to allow the additional circuit boards and the circuitry contained thereon to function correctly, specifications relating to the mechanical connections, the number of pins and arrangement, the electrical requirements, and the signal protocol and meaning are developed for each interface. Some interfaces or slots in a given system may have a particular meaning and have a different specification, while in other systems all of the slots or interfaces may be similar.
As a result of the development of these specifications, what is referred to as an interface standard is developed for use with each computer or computer system. Because of the great proliferation of different computer system designs and different busses and interfaces used in these systems, there are a large number of interface standards for which circuit boards must be developed. Generally the interface standards for different systems have different arrangements and have different timing, voltage and signal content characteristics. Many of the interfaces use a plated card edge on the circuit board and edge connectors on the mother board to perform the connection, but the number of pins or contacts, the spacing of the contacts and the number of sets of contacts varies from standard to standard. Other designs use plug and socket or pin and socket connectors on the circuit boards with complementary connectors mounted on the mother boards, again with the physical parameters such as the number of rows of pins, the number of pins per row, the pin spacing, the number of connectors varying between standards.
While the interface standards are different in many respects, in many respects there are commonalities between the different systems, such as the speed of the components, the word size of the information being transferred, the functions being performed by the additional circuit boards and other areas. Therefore a great number of similar but different circuit boards are developed for the varying interface standards. This great number of boards results in increased production costs due to lack of volume and increased inventory costs because of the need to stock different styles and types of boards for each system. Additionally, design costs are increased because of the amount of time required to properly develop and design a circuit board to work with the different standards.
IBM Technical Disclosure Bulletin, vol. 29, no. 10, March 1987, pages 4579 - 4580, discloses a circuit board capable of distinguishing two different byte order schemes on a single connector.
Le Nouvel Automatisme, vol. 29, no. 45, April 1984, pages 42 - 44, discloses a circuit board having connectors to different buses which can be served simultanously.
Document DE-A1-36 20 781 discloses a circuit board comprising at least two different plug connecting devices for connection to a circuitry on the circuit board, the terminals of each plug connecting device being connected to associated conductive paths on the circuit board. This known printed board comprises jumper means or switch means for interconnecting said conductive paths and associated terminals of the plug connecting devices. The switch means comprise electromechanical switches mechanically actuated by camming means or electronic switches electronically controlled by electric control signals to be supplied from external control signal sources via particular terminals of the plug connecting devices.
Summary of the Invention
A circuit board according to the present invention as set forth in claim 1 utilizes interfaces from different interface standards on the same circuit board. A first interface configured for a first interface standard is located on a first edge or side of the circuit board, while a second interface configured for a second interface standard is located on a second edge or side of the circuit board. The interfaces can be formed by card edges and mating edge connectors, male and female pin and socket connectors, a combination of the above, or other interfaces based on the interface standards being combined on a given circuit board. Depending upon the various physical parameters and spacings of the chassis, covers and mother board of the target computer systems, the circuit board may be the size of one, neither or both of the sizes recommended by the physical specification of the computer system.
Circuit boards often have connections to external or non-mother board devices, such as disk drives, modems and printers, on alternate edges of the circuit board or projecting from the circuit board. These connections can remain and be incorporated into the present circuit board design.
Some interface standards require end plates for connection into a chassis and require that the end plates meet certain physical parameters. A circuit board according to the present invention can be utilized in such systems. The end plates would preferably be attached to the circuit board in one of several ways, for example, either directly to the board or to connectors located on the appropriate board edge mounted to allow the end plates to meet the interface standard.
When the present invention is utilized, for example, by a computer system manufacturer, only the desired end plate and interface connectors for the desired interface standard are installed, while when, for example, the circuit board is being utilized by a circuit board manufacturer for aftermarket or original equipment purposes, end plates and interface connectors for both interface standards are supplied. In the computer manufacturer case, inventory is reduced and circuit board volume is increased across the manufacturer's various lines. In the board manufacturer case, volume is increased and inventory is reduced because of the flexibility of selling one product to consumers having different systems.
Circuitry is provided on the circuit board to allow the appropriate circuitry to be enabled or activated to communicate according to the interface standard which is active. The appropriate selection can be performed by having separated power supply lines from each interface connected to the appropriate circuitry. Preferably the circuitry located on the circuit board includes an interface logic device which allows easy adaptation to either desired interface standard. The adaptation can be initiated by data received from a configuration memory.
Brief Description of the Drawings
Fig. 1 is a side view of a circuit board according to the present invention having interfaces on opposite sides and utilizing two different end plates.
Fig. 2 is a side view of a circuit board according to the present invention utilizing an interface on one side, a different interface on one end and having an external device connector on the face of the circuit board.
Fig. 3 is a side view of a circuit board according to the present invention having two interfaces located on the same side and showing an end plate attached to a connector located on one end of the circuit board.
Fig. 4 is a schematic block diagram of a circuit according to the present invention for allowing selection of the appropriate circuitry based on the interface standard being used.
Detailed Description of the Alternate Embodiments
Referring now to the Figures, the letter C generally refers to a circuit board according to the present invention. Circuit board C1 (Fig. 1) has two plated card edges 10 and 12 configured for connection into the mother boards of two different computer systems having different interface standards. The first card edge 10 is configured for a first interface standard and has the pin spacing, pin quantity, signal connections and other parameters as required by the functionality of the circuit board C1 and the first interface standard. The second card edge 12 is configured for a second interface standard and has the pin spacing, pin quantity, signal connections and other parameters as required by the functionality of the circuit board C1 and the second interface standard. For example, the circuit board C1 can be a memory board and have connections to the data, address and memory control areas of the interfaces, as well as the power supply areas. The card edges 10,12 can be configured into several separate portions if required by the interface standard.
The circuit board C1 is of such a height that the alternate edge connector not inserted into the mother board will not interfere with the physical construction of the chassis and covers utilized in the particular computer system into which it is inserted. The length of the circuit board C1 can be only the length that is necessary for the location of the components and circuitry to be located on the circuit board C1 and need not conform to the length requirements of both interface standards. Of course, circuit board C1 can be longer than necessary if so desired by the designer.
The circuit board C1 includes provisions for attachment of the appropriate end plates 14, 16 for the respective computer systems. The first end plate 14 contains provisions such that it can be mounted by screws or other means through holes 18 located at the appropriate end of the circuit board C1. Circuit board C1 also contains the holes 20 to allow fastening of the other end plates 16 used in the alternate computer system. For example, the end plate 16 can be attached to the circuit board C1 by screws, rivets or pins as desired.
The circuit board C1 would be rotated 180 degrees about its center in the plane of the circuit board C1 for use of the card edge 12, assuming the mother board is resting on a horizontal surface, such as a desk top.
As an example, the circuit board C1 can be used in both an "IBM Personal System/2" personal computer system which utilizes a "MicroChannel Architecture" and "PS/2" interface standard and in an "IBM PC/XT", "IBM PC/AT", "Compaq Deskpro" or other "IBM"-compatible personal computer systems which utilize what is referred to as the "Industry Standard Architecture" and "PC/XT/AT" interface standard. A full length circuit board C1 for use with these two interface standards would have a length L of approximately 11.5 in.(30 cm), a height H1 from the card edge 10 to the alternate card edge 12 of approximately 3.8 in. (10cm) and a height H2 from the end of alternate card edge 12 to the opposing circuit board C1 surface 21 of approximately 3.5 in. (9 cm). The spacing of the card edges 10,12 from their respective ends of the circuit board C1 would be as required in the specifications for the appropriate interface standard with the pin or contact spacing on the card edges being as required by the interface standard. The circuit board C1 could be shorter and be what is referred to as "half-length," and would have similar height values.
In an alternate embodiment, a circuit board C2 (Fig. 2) can utilize a pin and socket connection system forming the connection between the circuit board C2 and the mother board. A male pin connector 30 is located at one end of the circuit board C2 with a card edge 32 developed on one side of the circuit board C2. The circuit board C2 can be utilized in computer systems having different physical interface requirements such as the pin and socket connector on one side or location and a card edge at an alternate location. For example, a circuit board C2 can be utilized in a computer system utilizing the "VMEbus" interface standard and a computer system using the "Industry Standard Architecture" and "PC/XT/AT" interface standard.
The circuit board C2 includes a pin and socket header or connector 34 for cooperation with a ribbon cable and plug for connection to external devices such as disk drives, tape drives, and printers as are commonly used in and with computer systems.
A circuit board C3 (Fig. 3) has the interfaces or connections to the mother board located on the same side of the circuit board C3. In this case, the circuit board C3 would be rotated 180 degrees about its vertical axis for installation in an alternate system. An end plate 40 may be installed on the circuit board C3 by means of positive connections to an external device connector 42, such as those commonly used for monitor and serial communications ports, located on the circuit board C3. The end plate 40 has holes located so that the protruding portion 43 of the connector 42 may fit through the end plate 40 and holes located so that screws 44 may be inserted into the connector 42, the screws 44 effectively mounting the end plate 40 to the circuit board C3, eliminating the need for additional connections between the end plate 40 and the circuit board C3.
When a circuit board C4 according to the present invention is inserted into a computer system having an interface standard compatible with one of those on the circuit board C4, it is desirable to automatically determine which of the interfaces 210, 212 (Fig. 4) is in use and automatically configure the circuitry on the circuit board C4 to interact with the selected standard. Generally, each interface standard utilizes a plurality of equal voltage power connections or lines, generally five volts. One of these power lines 104 is routed from card edge 212 to the power supply pin of a read only memory (ROM) 100. The remaining power lines 106 are connected together and provide power for the remaining components on the circuit board C4, such as an interface logic device 102 and function circuitry 108. A single power line 110 from the other card edge 210 is connected to a second ROM 112 with the remaining power lines 114 from card edge 210 being connected together, to the power lines for the remaining circuitry and to the power lines 106 from the other card edge 212.
Upon application of power to the circuit board C4, the interface logic device 102 transmits an addressing signal 116 to the inputs 118, 120 on the two ROM's 100, 112. In response to this addressing signal 116, the ROM's 100, 112 produce an output data stream representative of their contents. The data output 122 from the first ROM 100 and the data output 124 from the second ROM 112 are connected to a data input 126 of the interface logic device 102. When one of the ROM's 100, 112 is providing data in response to the addressing signal 116, the interface logic device 102 receives this incoming data stream into a series of logic elements contained in the interface logic device 102. The states or values of these logic elements are combined with various gates and functions, also preferably located in the interface logic device 102, to develop the proper control signals, routing and sequences required for use with the active interface standard and for interaction with the function circuitry 108 to allow it to function to the active standard. Thus, a series of data bits is used to alter, or enable and disable as appropriate, the circuitry and programming of the interface logic device 102 so that the appropriate interface standard and its protocols are used.
Preferably the ROM's 100, 112 are serial devices. In that case the addressing signal 116 is a clocking signal applied to clocking inputs and the output data stream is a serial bit stream. The use of serial ROM's is preferred to save cost and space on the circuit board C. Alternatively, the ROM's 100, 112 can be conventional parallel output devices. The addressing signal is then a parallel signal providing appropriate memory addresses, with the output data stream being a parallel bit stream. The ROM's 100, 112 can also be programmable logic arrays and other suitable storage devices, depending on the space available, the amount of data to be transferred and the requirements of the interface logic device 102 utilized in a particular configuration.
Only one ROM 100, 112 will be activated at a time because the circuit board C4 will be installed in only one mother board at a time. Therefore, there is no conflict in the information provided to the interface logic device 102 because the alternate ROM is not supplied with power. Because it is not powered, it will not interfere with the data being provided by the powered ROM.
The remaining necessary interface standard signals are provided from the card edges 210, 212 to the interface logic device 102 and to the function circuitry 108 as appropriate. Additionally, control signals 123 are provided from the interface logic device 102 to the function circuitry 108 to control the operation as necessary and as desired, depending upon the actual functions being performed by the circuit board C4 and the active interface standard.
Alternatively, the ROM's 100, 112 can have their power connections made to the common power lines on the circuit board C4 with switches 130, 132 in the lines to allow the desired ROM 100, 112 to be manually disabled by the user.
The interface logic device 102 may be any acceptable product such as a programmable logic array, a gate array, a logical array and other similarly configurable devices.
The circuit board C can be effectively utilized by a computer system manufacturer. The system manufacturer makes a computer system having different interface standards but similar functionality. The system manufacturer only installs in the circuit board C the necessary components for the desired system into which it will be installed. This reduces the quantity of different circuit boards needed the by system manufacturer, increases circuit board volume, and reduces design time.
The circuit board C can be effectively utilized by the board manufacturer supplying product to the after market or to original equipment manufacturers. The board manufacturer would supply the components needed for use with all the systems for which the circuit board C is designed. This multiple use of a circuit board C allows the board manufacturer to increase volume of one design and decrease overall inventory at the same time.
While all of the illustrated embodiments show the use of only two different interface standards on a circuit board, the invention is not so limited and circuit boards according to the present invention could have a greater number of interface standards present on a single circuit board.
2 sheets
Sheet 1 Sheet 2
Every citation, both waysCites: the store holds 1 of 2
| Document | Relation | Office |
|---|---|---|
| DE3620781A | Cites | Germany |
| IBM TECHNICAL DISCLOSURE BULLETIN, vol. 29, no. 10, March 1987, pages 4579-4580, New York, US; "Selectable bus byte order circuit" | Non-patent | – |
| LE NOUVEL AUTOMATISME, vol. 29, no. 45, April 1984, pages 42-44, Paris, FR; "Bitbus: du bus au réseau" | Non-patent | – |
| ELECTRONICS INTERNATIONAL, vol. 56, no. 23, November 1983, page 194, New York, US; "Industrial IBM-PC-to-STD link is isolated" | Non-patent | – |
10 members in 6 offices
Priority claims4
| Document | Office | Kind | Date |
|---|---|---|---|
| 218652 | United States of America | – | |
| 21865288 | United States of America | A | |
| 218652 | – | – | – |
| US19880218652 | – | – | – |
Members10
| Document | Office | Kind | |
|---|---|---|---|
| US4885482A | United States of America | A | |
| EP0350573A1 | European Patent Office (EPO) | A1 | |
| CA1297204C | Canada | C | |
| EP0350573B1 | European Patent Office (EPO) | B1 | |
| DE68910891D1 | Germany | D1 | |
| DE68910891T2 | Germany | T2 | |
| SG135194G | Singapore | G | |
| HK76395A | Hong Kong, China | A | |
| EP0350573B2This record | European Patent Office (EPO) | B2 | |
| DE68910891T3 | Germany | T3 |
50 legal events, as 3 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Appeal reference modifiedAppealORIGINAL CODE: EPIDOSCREFNOAPAH | APAH | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Notification of lapseLapsedST | ST | FR | |
| Nl: lapsed or anulled due to non-payment of the annual feeLapsedNLV4 | NLV4 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| European patent in force as of 2002-01-01IF02 | IF02 | GB | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Fr: translation filed ** decision concerning oppositionOppositionET3 | ET3 | EP | |
| It: translation for a ep patent filedITF | ITF | EP | |
| It: translation for a ep patent filedITF | ITF | EP | |
| Nl: decision of oppositionOppositionNLR2 | NLR2 | EP | |
| Patent maintained in amended form27A | 27A | EP | |
| Designated contracting statesAK | AK | EP | |
| Patent maintained in amended formORIGINAL CODE: 0009272PUAH | PUAH | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: PATENT MAINTAINED AS AMENDEDSTAA | STAA | EP | |
| Interlocutory decision in oppositionOppositionORIGINAL CODE: EPIDOS IDOPPLAW | PLAW | EP | |
| Appeal dossier modifiedAppealORIGINAL CODE: EPIDOS NOAPOAPAC | APAC | EP | |
| Appeal reference modifiedAppealORIGINAL CODE: EPIDOS REFNOAPAE | APAE | EP | |
| Appeal dossier modifiedAppealORIGINAL CODE: EPIDOS NOAPOAPAC | APAC | EP | |
| Transmission of propertyTP | TP | FR | |
| Interlocutory decision in oppositionOppositionORIGINAL CODE: EPIDOS IDOPPLAW | PLAW | EP | |
| Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)732E | 732E | GB | |
| Nl: assignments of ep-patentsNLS | NLS | EP | |
| Nl: opposition has been filed with the epoOppositionNLR1 | NLR1 | EP | |
| Opposition filedOpposition26 | 26 | EP | |
| Opposition filedOppositionORIGINAL CODE: 0009260PLBI | PLBI | EP | |
| Fr: translation filedET | ET | EP | |
| Corresponds to:REF | REF | EP | |
| It: translation for a ep patent filedITF | ITF | EP | |
| It: translation for a ep patent filedITF | ITF | EP | |
| Designated contracting statesAK | AK | EP | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Information on inventor provided before grant (corrected)RIN1 | RIN1 | EP | |
| Information on inventor provided before grant (corrected)RIN1 | RIN1 | EP | |
| Information on inventor provided before grant (corrected)RIN1 | RIN1 | EP | |
| Information on inventor provided before grant (corrected)RIN1 | RIN1 | EP | |
| Information on inventor provided before grant (corrected)RIN1 | RIN1 | EP | |
| Information on inventor provided before grant (corrected)RIN1 | RIN1 | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Party data changed (applicant data changed or rights of an application transferred)RAP1 | RAP1 | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 0350573
- Publication, DOCDB
- 0350573
- Publication, EPODOC
- EP0350573
- Application
- 89106193
- Application, DOCDB
- 89106193
- Application, EPODOC
- EP19890106193
Titles3
- German
- Schaltungsplatine mit mehreren Computerschnittstellen
- English
- Multiple computer interface circuit board
- French
- Circuit imprimé avec diverses interfaces pour ordinateur
Classification
- CPC, 7
- H05K1/117
- G06F13/387
- G06F13/409
- H05K1/0268
- H05K1/0295
- H05K1/141
- H05K2201/09954
- IPC, 6
- G06F13 38
- G06F13 40
- H05K1 00
- H05K1 02
- H05K1 11
- H05K1 14
Designated states1
- Contracting states, 1
- Netherlands (Kingdom of the)
