Analog-digital converting circuit having high resolution and low power consumption
Abstract
An analog-digital converting circuit comprises an analog amplifying circuit having an input connected to an analog signal input terminal and having a plurality of outputs for generating a corresponding number of analog signals amplified by different amplification factors. A first selector is connected at its a corresponding number of inputs to receive the plurality of amplified analog signals, respectively. The first selection circuit outputs one analog signal selected from the received amplified analog signals, to an analog-digital converter. A second selector is connected at its an input to receive a digital signal from the analog-digital converter and has a plurality of outputs for outputting the received digital signal from one sequentially alternatively selected from the plurality of outputs. A coefficient multiplying circuit has a corresponding number of inputs connected to the plurality of outputs of the second selector, respectively, and a plurality of outputs for generating a corresponding number of multiplied digital signals which are obtained by the plurality of outputs of the second selector by different coefficients, respectively. A third selector is connected at its corresponding number of inputs to the plurality of outputs of the coefficient multiplying circuit so as to output, as a digital signal, one selected from the plurality of outputs of the coefficient multiplying circuit. A controller is connected to receive the plurality of outputs of the second selector for monitoring respective levels of the plurality of outputs of the second selector and for supplying a selection signal to the third selector so as to cause to select, from the plurality of outputs of the coefficient multiplying circuit, one multiplied digital signal in correspondence to a level of the analog signal.inputted to the analog signal input terminal.
Term
Term ended
Projected expiry passed 20 April 2009, 17.4 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
Every citation, both ways
| Document | Relation | Office | Category | Cited during |
|---|---|---|---|---|
| DE2906740A1 | Cites | Germany | A | Search report |
| US3981005A | Cites | United States of America | A | Search report |
| US4129864A | Cites | United States of America | A | Search report |
3 priority claims, no other members on record
Priority claims3
| Document | Office | Kind | Date |
|---|---|---|---|
| 9870288 | Japan | – | |
| 9870288 | Japan | A | |
| JP19880098702 | – | – | – |
25 legal events, as 3 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Notification of lapseLapsedST | ST | FR | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| European patent in force as of 2002-01-01IF02 | IF02 | GB | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| No opposition filedOpposition26N | 26N | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| Fr: translation filedET | ET | EP | |
| Corresponds to:REF | REF | EP | |
| Designated contracting statesAK | AK | EP | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOS IGRAGRAH | GRAH | EP | |
| Despatch of communication of intention to grant a patentORIGINAL CODE: EPIDOS IGRAGRAH | GRAH | EP | |
| Despatch of communication of intention to grantORIGINAL CODE: EPIDOS AGRAGRAG | GRAG | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Designated contracting statesAK | AK | EP | |
| Search report despatchedORIGINAL CODE: 0009013PUAL | PUAL | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 0338837
- Publication, DOCDB
- 0338837
- Publication, EPODOC
- EP0338837
- Application
- 303954
- Application, DOCDB
- 89303954
- Application, EPODOC
- EP19890303954
Titles3
- English
- Analog-digital converting circuit having high resolution and low power consumption
- German
- Analog-Digitalwandlerschaltung mit hoher Auflösung und niedriger Leistungsaufnahme
- French
- Circuit de conversion analogique-numérique à haute résolution et basse consommation en puissance
Classification
- CPC, 1
- H03M1/18
- IPC, 2
- H03M1 12
- H03M1 00
Designated states3
- Contracting states, 3
- Germany
- France
- United Kingdom