Method of constructing a high performance printed circuit board assembly.
Abstract
The invention features a method of constructing a high performance printed circuit board assembly utilizing a modular construction technique. Sub-assemblies (10) are first constructed, tested, and then subsequently incorporated into the final circuit board assembly (20) which has a triplate geometry. Lamination of the modular sub-assemblies minimizes dielectric core thickness.

Term
Term ended
Projected expiry passed 22 February 2009, 17.6 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
10 claims: 10 independent, 0 dependent
- 1Method of constructing a high performance printed circuit board assembly utilizing a modular construction technique comprising the steps of:(a) fabricating a number of circuitized power plane sub-assemblies (10), each respective sub-assembly characterized by a signal plane (4, 5) disposed on opposite sides of an internal power plane (2) and electrically communicating by means of plated vias (13) where necessary;and(b) laminating at least two sub-assemblies together to form a composite of triplate construction (11);and(c) constructing a printed circuit board assembly (20) by building a multi-laminate structure using said composite.
- 2The method of constructing a high performance printed circuit board assembly in accordance with claim 1, further comprising the step of:(d) testing each respective sub-assembly (10) for electrical integrity prior to the laminating step (b).
- 3The method of constructing a high performance printed circuit board assembly in accordance with claim 1, wherein the fabrication of each sub-assembly of step (a) further comprises the steps of:(i) perforating a first conductive sheet (2) having two outer surfaces with a power plane configuration;(ii) laminating a second conductive sheet (4, 5) on each of said outer surfaces of said first perforated conductive sheet to form a core (7);(iii) circuitizing said outer conductive sheets of the core to form a first sub-assembly (10);(iv) fabricating a second sub-assembly by repeating steps (i), (ii) and (iii);and(v) laminating said first and second sub-assemblies together to form a triplate construction (11).
- 4The method of constructing a high performance printed circuit board assembly, in accordance with claim 3, further comprising the step of:(vi) fabricating plated vias (13) in each of said sub-assemblies where necessary.
- 5The method of constructing a high performance printed circuit board assembly in accordance with claim 4, further comprising the step of:(vii) testing each of said sub-assemblies for electrical integrity.
- 6The method of constructing a high performance printed circuit board assembly in accordance with claim 3, wherein the laminating of the first and second sub-assemblies together in step (v) includes the use of a bonding film (9).
- 7The method of constructing a high performance printed circuit board assembly in accordance with claim 3, wherein the laminating of the first and second sub-assemblies together in step (v) includes the use of an epoxy resin.
- 8A method of constructing a high performance printed circuit board assembly utilizing a modular construction technique, comprising the steps of:(a) fabricating a first circuitized power core sub-assembly (10) having X-Y signal planes (8) disposed about an internal power plane (2) and separated therefrom by means of a dielectric layer (6);(b) repeating step (a) to form a number of sub-assemblies;(c) laminating at least two sub-assemblies together to form a composite (11);and(d) constructing a printed circuit board assembly (20) by building a multi-laminate structure using said composite.
- 9The method of constructing a high performance printed circuit board assembly in accordance with claim 8, further comprising the step of:(e) testing each respective sub-assembly (10) for electrical integrity prior to the laminating step (c).
- 10The method of constructing a high performance printed circuit board assembly in accordance with claim 8, wherein the fabrication of each sub-assembly of step (a) further comprises the steps of:(i) perforating a first conductive sheet (2) having two outer surfaces with a power plane configuration;(ii) laminating a second conductive sheet (4, 5) on each of said outer surfaces of said first perforated conductive sheet to form a core (7);(iii) circuitizing said outer conductive sheets of the core to form a first sub-assembly (10);(iv) fabricating a second sub-assembly (10) by repeating steps (i), (ii) and (iii);and(v) laminating said first and second sub-assemblies (10) together to form a triplate construction (11).
Independent claims10
29 paragraphs, as filed
The invention relates to a method of constructing a high performance printed circuit board assembly.
High density printed circuit boards are generally constructed with several electrically conductive layers separated by dielectric layers. Some of the conductive layers are used to supply power and ground voltages. The remaining conductive layers are patterned for electrical signal interconnections among integrated circuit chips. Layer-to-layer interconnections are achieved by means of through-holes plated with electrically conductive material. In high density printed circuit boards it has been normal practice to provide interconnections between adjacent conducting layers, which interconnections are commonly known as "vias".
In United States Patent No. 3,740,678; entitled: Strip Transmission Line Structures; issued: June 19, 1963, a triplate circuit board construction is shown in which X-Y signal planes form a repeating basic core structure in a multi-laminated, high density circuit board.
Such a circuit board construction has been useful in transmitting high frequency signals, and relies upon alternating dielectric mediums to achieve its many benefits.
The aforementioned triplate construction has several drawbacks: (1) it is not a true triplate configuration in which X-Y signal planes are disposed about a conductive power or reference plane; (2) there is no teaching in the above-mentioned patent how vias can be fabricated between individual signal planes embedded as a core within the multi-laminated board structure; (3) if an electrical short should develop within any one of the cores of the assembly, the whole assembly must be discarded. Such electrical short circuits occur with greater prevalence in high performance circuit boards as layers become thinner and signal line density is increased.
The invention as claimed is intended to remedy these drawbacks. It solves the problem of constructing high performance printed circuit board assemblies comprising at least two laminated circuitized power plane sub-assemblies. The circuitized power plane sub-assemblies are modular in that they are fabricated in a prior assembly process, and then laminated to other assembly elements as a finished core unit.
One of the advantages to using this type of fabricating technique is that each modular unit can be tested for electrical integrity prior to its integration into the final assembly. Defective circuit board sub-assemblies can be discarded rather than having to discard the completed assembly, as with present techniques. The invention thus provides less waste, and improves reliability.
The assembly of the invention is of true triplate construction, consisting of two laminated sub-assemblies characterized by spaced-apart X-Y signal planes disposed about an internal power plane. Vias run through the core where necessary to provide communication between the X and Y signal planes.
The triplate core is prefabricated as follows: <ul id="ul0001" list-style="none"><li>(i) a first conductive sheet is perforated with a power plane configuration;</li><li>(ii) a second conductive sheet is laminated on either side of said first, perforated, conductive sheet to form a core;</li><li>(iii) each of the outer conductive sheets of the core is then circuitized to form a first sub-assembly;</li><li>(iv) a second sub-assembly is fabricated similarly as the first sub-assembly by repeating steps (i), (ii) and (iii); and</li><li>(v) the first and second sub-assemblies are then laminated together to produce a triplate construction.</li></ul>
The final circuit board assembly will be comprised of a number of laminated sub-assemblies.
Plated vias are fabricated in the sub-assemblies where necessary.
Still another advantage of the modular technique of the invention is provided by the greater choice of laminating materials. For example, it is intended to reduce the overall dielectric character of the final assembly by laminating the sub-assemblies together using bonding films or a brominated phenoxy resin, rather than a glass resin.
High performance is achieved by using the lower dielectrics, which in turn allows for thinner layers and increased wiring density.
The invention is described in detail below with reference to the drawings, in which: <ul id="ul0002" list-style="none"><li>Figure 1 is a partial sectional view of a raw conductive sheet for use in fabricating the modular sub-assembly of the invention;</li><li>Figure 2 shows a partial sectional view of the raw conductive sheet of Figure 1, after being perforated with a power pattern;</li><li>Figure 3 depicts a partial sectional view of an uncircuitized sub-assembly, formed by the lamination of two conductive sheets about the perforated conductive sheet illustrated in Figure 2;</li><li>Figure 4 is a partial sectional view of a finished sub-assembly;</li><li>Figure 5 shows a partial sectional view of a typical triplate circuit board construction comprising two laminated sub-assemblies of Figure 4;</li><li>Figure 6 illustrates a partial sectional view of a final printed circuit board assembly utilizing within its construction a plurality of sub-assemblies of Figure 4, which have been laminated together; and</li><li>Figure 7 depicts a partial sectional view of a typical prior art.</li></ul>
In general, the printed circuit board of this invention is constructed using many of the same materials and processes outlined and described in United States Patent No. 4,448,804, issued: May 15, 1984 to Amelio et al, which teaches a technique for plating copper to non-conductive surfaces, such as dielectric materials; United State Patent No. 4,030,190, issued: June 21, 1977 to Varker, which describes a method of forming multilayered printed circuit boards; and United States Patent No. 3,523,037, issued: August 4, 1970 to Chellis, which illustrates a method of fabricating laminate boards that are used to construct multilayered assemblies.
For the sake of brevity, it is desired to incorporate herein, the teachings and description of these materials and processes from the aforementioned patents, all of which are hereby incorporated by reference.
Generally speaking, the invention pertains to a modular technique for fabricating high performance circuit board assemblies.
The assembly has a triplate geometry and comprises modular units having X and Y signal planes disposed on either side of a centralized power plane.
Each sub-assembly has its own vias communicating between the X and Y signal planes, such that when these modular units are laminated into the final circuit board assembly, these vias form internal communicating ducts.
For the purposes of clarity, like elements will have the same designation throughout the figures.
Now referring to Figure 1, a raw copper sheet is shown in partial sectional view by arrow 2. The raw copper sheet 2 is drilled to provide a power plane configuration as illustrated in Figure 2. Layered on either side of copper sheet 2 are copper sheets 4 and 5, respectively, which are laminated thereto by a bonding film or a brominated phenoxy resin, as depicted in Figure 3. This laminate structure forms a raw core 7. In order to fabricate a modular sub-assembly 10 as shown in Figure 4, the raw core 7 is etched on the two copper sides 4 and 5, respectively, to form X and Y signal pattern 8, as illustrated in Figure 4. Vias 13 (typical) are drilled where required, and plated to form communicating ducts between the signal planes.
This etching step is repeated for another similar raw core 7. Two sub-assemblies 10 are laminated together to form a triplate construction 11 as shown in Figure 5, by means of a sticker sheet 9. Sheet 9 can comprise a bonding film or an epoxy resin. A low dielectric bonding material is selected to reduce the overall dielectric character of the sub-assembly 10. The circuitizing of sheets 4 and 5 is accomplished by additive or subtractive techniques known in the art.
Referring to Figure 6, a final circuit board assembly is illustrated by arrow 20.
The circuit board assembly 20 comprises at least two sub-assemblies 10, as shown. Sub-assemblies 10 can be laminated together by a sticker sheet 9 of low dielectric-strength bonding material.
Reference planes 12 can be laminated about the joined sub-assemblies 10, and appropriate plated through-holes 17 will be added to complete assembly 20.
Referring to Figure 7, a prior art triplate construction 15, is shown. A dielectric core 16 of considerable thickness is required in this construction.
One of the advantages of the modularly fabricated triplate construction 11 of the invention is that the thickness of the dielectric laminate 9 is reduced in comparison with that of core 16.
One of the other advantages of constructing an assembly 20 by the modularized method of this invention is the ability to electrically test each sub-assembly 10 before it is laminated into the final circuit board assembly 20. In this manner, only defective sub-assemblies 10 are discarded, rather than entire assembly 20.
Except for the special methodology of the modularized technique of this invention, all construction steps used herein are within the state of the art. Obvious variations or modifications which would be within the inventive scope are considered to be part of the invention, as presented by the subsequently appended claims.
3 sheets
Sheet 1 Sheet 2 Sheet 3
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| US8745863B2 | Cited by | United States of America | Applicant |
| EP0494668A3 | Cited by | European Patent Office (EPO) | Search report |
| US8288664B2 | Cited by | United States of America | Applicant |
| EP1194022A1 | Cited by | European Patent Office (EPO) | Search report |
| US8822830B2 | Cited by | United States of America | Applicant |
| EP1194022A4 | Cited by | European Patent Office (EPO) | Search report |
| EP1443811A2 | Cited by | European Patent Office (EPO) | Search report |
| EP1443811A3 | Cited by | European Patent Office (EPO) | Search report |
| US8782882B2 | Cited by | United States of America | Applicant |
| US5223676A | Cited by | United States of America | Search report |
| US6828510B1 | Cited by | United States of America | Applicant |
| US7985930B2 | Cited by | United States of America | Applicant |
| EP0543364A2 | Cited by | European Patent Office (EPO) | Search report |
| US8822828B2 | Cited by | United States of America | Applicant |
| US8288665B2 | Cited by | United States of America | Applicant |
| EP0430157A2 | Cited by | European Patent Office (EPO) | Search report |
| EP0430157A3 | Cited by | European Patent Office (EPO) | Search report |
| EP0543364A3 | Cited by | European Patent Office (EPO) | Search report |
| US5426849A | Cited by | United States of America | Search report |
| EP0494668A2 | Cited by | European Patent Office (EPO) | Search report |
| WO02054845A3 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| WO02054845A2 | Cited by | World Intellectual Property Organization (WIPO) | International search |
| GB2288490A | Cited by | United Kingdom | Search report |
| US8283573B2 | Cited by | United States of America | Applicant |
| EP0264617A1 | Cites | European Patent Office (EPO) | Search report |
| DE3320789A1 | Cites | Germany | Search report |
| US4675789A | Cites | United States of America | Search report |
| US4710854A | Cites | United States of America | Search report |
7 members in 4 offices
Priority claims5
| Document | Office | Kind | Date |
|---|---|---|---|
| 168947 | United States of America | – | |
| 16894788 | United States of America | A | |
| 16894788 | United States of America | A | |
| 168947 | – | – | – |
| US19880168947 | – | – | – |
Members7
| Document | Office | Kind | |
|---|---|---|---|
| US4854038A | United States of America | A | |
| EP0332889A2This record | European Patent Office (EPO) | A2 | |
| JPH0234990A | Japan | A | |
| EP0332889A3 | European Patent Office (EPO) | A3 | |
| EP0332889B1 | European Patent Office (EPO) | B1 | |
| DE68920607D1 | Germany | D1 | |
| DE68920607T2 | Germany | T2 |
21 legal events, as 2 offices reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | Office | |
|---|---|---|---|
| Notification of lapseLapsedST | ST | FR | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | EP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | EP | |
| No opposition filedOpposition26N | 26N | EP | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | EP | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | EP | |
| Fr: translation filedET | ET | EP | |
| Corresponds to:REF | REF | EP | |
| Designated contracting statesAK | AK | EP | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | EP | |
| First examination report despatched17Q | 17Q | EP | |
| Designated contracting statesAK | AK | EP | |
| Search report despatchedORIGINAL CODE: 0009013PUAL | PUAL | EP | |
| Request for examination filed17P | 17P | EP | |
| Designated contracting statesAK | AK | EP | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI | EP |
Numbers
- Publication
- 0332889
- Publication, DOCDB
- 0332889
- Publication, EPODOC
- EP0332889
- Application
- 89103031
- Application, DOCDB
- 89103031
- Application, EPODOC
- EP19890103031
Titles3
- German
- Verfahren zum Aufbau einer Leiterplatten-Anordnung von hoher Leistungsfähigkeit
- English
- Method of constructing a high performance printed circuit board assembly
- French
- Méthode pour la construction d'une disposition de plaques à circuits imprimés de haute performance
Classification
- CPC, 10
- H01P3/088
- H05K1/0237
- H05K3/427
- H05K3/445
- H05K3/4623
- H05K3/4641
- H05K2201/09327
- H05K2201/09536
- H05K2203/061
- Y10T29/49126
- IPC, 5
- H01P3 08
- H05K1 02
- H05K3 42
- H05K3 44
- H05K3 46
Designated states3
- Contracting states, 3
- Germany
- France
- United Kingdom