A method for fabricating semiconductor device.
Abstract
A method for fabricating a semiconductor device includes a step of selectively plasma etching an insulating film or a conductor film (5) and thereafter heat treating the entire structure at a temperature above 250°C, so that adhesion between the exposed surface of an insulating film (2) and a resist film (6) to be formed later may be improved. Since the adhesion between the resist film (6) and the insulating film (2) is excellent, an opening (7) of good shape precision may be formed.

Term
Term ended
Projected expiry passed 26 November 2001, 24.8 years ago.
- Priority
- Filed
- Published
- Projected expiry
- Today
7 claims: 1 independent, 6 dependent
- 1A method for fabricating a semiconductor device comprising the steps of:forming, on a first insulating film on a semiconductor substrate, a second insulating film or a conductor film;selectively removing said second insulating film or a conductor film by plasma etching;heat treating an exposed surface of said first insulating film at a temperature not lower than 250°C;and forming a resist film of a predetermined pattern on said first insulating film and an unetched portion of said second insulating film or said conductor film.
22 paragraphs, as filed
0001The present invention relates to a method for fabricating a semiconductor device. More particularly, the present invention relates to a method for fabricating a semiconductor device according to which adhesion of the photoresist film is improved.
0002Many fine-processing techniques have recently been utilized in the manufacture of semiconductor devices. Such fine-processing techniques include selective etching technique utilizing plasma etching which is known as a dry process using no etching solution. In particular, with this plasma etching, etching of silicon nitride, polycrystalline silicon, metal silicides or the like may be performed using the photoresist mask as an etching mask, unlike the wet process which requires an etching mask of silicon dioxide in addition to the photoresist film. As a result of this, the manufacturing method for the semiconductor devices may be simplified, and the manufacturing yield and reliability are improved.
0003However, when the insulating film is exposed to the plasma during plasma etching, the adhesion between the insulating film and the photoresist film formed thereon is significantly degraded. For example, when the second film of Si<sub>3</sub>N<sub>4</sub>, which allows selective etching on the first film of insulating material such as Si0<sub>2</sub>, is subjected to plasma etching to form a desired pattern, a photoresist film is formed on the exposed surface of the insulating film and an opening is formed in the insulating film by wet etching, excessive side etching occurs. When this happens, the inner surface of<sub>/</sub>the opening becomes slightly inclined, resulting in poor shape precision of the opening. When the adhesion of the photoresist film to the insulating film is worse, the photoresist film may be separated from the insulating film during the wet etching.
0004When this opening is an opening for diffusion of an impurity to form a resistor, the precision of the resistor element formed through this opening of poor precision becomes also poor. The characteristics of the integrated circuit device including such a resistor element also become worse. If the opening is the diffusion region of the transistor or the contact hole, the variation in the transistor characteristics becomes great. Especially when the opening is the contact hole, the junction is exposed by the opening, which may result in short-circuiting of the junction during the subsequent step of forming the electrode.
0005If extra space is included around the opening in the design process considering the shape precision, the integration density of the semiconductor device is considerably lowered.
0006It is an object of the present invention to provide a method for fabricating a semiconductor device according to which adhesion between an insulating film exposed to plasma and a resist film formed thereon is improved.
0007It is another object of the present invention to provide a method for fabricating a semiconductor device according to which the shape precision of an opening formed in an insulating film is improved so that the characteristics, reliability and integration density of a semiconductor device fabricated thereby may be improved.
0008In order to achieve the above and other ends, there is provided according to the present invention a method for fabricating a semiconductor device comprising the steps of: <ul id="ul0001" list-style="none"><li>forming, on a first insulating film on a semiconductor substrate, a second insulating film or a conductor film;</li><li>selectively removing said second insulating film or a conductor film by plasma etching;</li><li>heat treating an exposed surface of said first insulating film at a temperature not lower than 250°C; and</li><li>forming a resist film of a predetermined pattern on said first insulating film and an unetched portion of said second insulating film or a conductor film.</li></ul>
0009This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which: <ul id="ul0002" list-style="none"><li>Figs. 1 to 4 are schematic sectional views showing an embodiment of the method according to the present invention in the order of steps of formation;</li><li>Figs. 5 to 9 are schematic sectional views showing another embodiment of the method according to the present invention in the order of steps of formation;</li><li>Fig. 10 is a sectional view of an opening formed by the steps shown in Figs. 5 to 9; and</li><li>Fig. 11 is a sectional view of the opening formed by the steps shown in Figs. 5 to 9 without the heat treatment step.</li></ul>
0010The first and second insulating films are made of silicon oxide, silicon nitride, silicon carbide, or alumina. The conductor film formed on the first insulating film is made of polycrystalline silicon, a metal silicide, or a high-melting point metal.
0011The first embodiment of the present invention will be described with reference to Figs. 1 to 4. Referring ° to Fig. 1, a silicon dioxide film 2 of 4,000 A thickness is formed on the surface of the semiconductor silicon substrate 1. Desired elements may or may not be formed in the semiconductor substrate 1. Furthermore, an impurity of p- or n-conductivity type may or may not be implanted in the silicon dioxide film 2. A polycrystalline silicon film 3 is then deposited on the 0 silicon dioxide film 2 to a thickness of 3,000 A. An impurity of p- or n-conductivity type may or may not be implanted in the polycrystalline silicon film 3.
0012A resist film 4 of a predetermined pattern is formed on the polycrystalline silicon film 3. The polycrystalline silicon film 3 is selectively etched by plasma etching using a gas containing CF<sub>4 </sub>and using the resist film 4 as a mask. A wiring layer 5 of polycrystalline silicon as shown in Fig. 2 is then formed.
0013The resist film is a photoresist film of known type and may be a negative type or a positive type film.
0014After removing the resist film 4, the entire 0 structure is heated at a temperature above 250 C. The temperature for this heat treatment is set considering the structure of the semiconductor device. The higher the temperature, the better the treatment of the surface of the first insulating film 1 exposed to the plasma and the better the adhesion between this surface and a resist film to be formed thereover. However, if an impurity is implanted in the semiconductor substrate 1, too high a treating temperature results in a change in the distribution profile of the impurity. In addition to this, too high a treating temperature results in deformation of the semiconductor substrate 1. Therefore, it is generally preferable to set the treating tem-0 perature within the range of 800 to 1,000 C. The atmosphere for the heat treatment is selected according to the characteristics of the elements formed in advance on the semiconductor substrate, the heat treating temperature, or the like. Although it is preferable to use an inert gas such as nitrogen gas, a gas mixture of nitrogen and oxygen, for example, may also be used.
0015In the next step shown in Fig. 3, a resist film 6 is formed on the surface of the silicon dioxide film 2 and the surface of the wiring layer 5. A window 8 is formed in a predetermined region of the resist film 6 so as to form an opening 7 in the silicon dioxide film 2. This opening 7 is for forming a resistor or an electrode. Using the resist film 6 as a mask, the opening 7 is formed in the silicon dioxide film 2 by etching. The resist film 6 is then removed to complete the semiconductor device as shown in Fig. 4.
0016In a semiconductor device fabricated in this manner, the resist film is securely adhered to the silicon dioxide film. Therefore, the inner side surface of the opening 7 is formed to be substantially vertical with respect to the surface of the semiconductor substrate .1 as shown in Fig. 4. Consequently, the opening 7 can be formed with high shape precision. Since the formation of this opening does not require special etching masks other than the resist film, this step can be simplified. For the purpose of comparison, an opening 9 of the semiconductor device, which is fabricated in the same manner as the embodiment described above except that the heat treatment is not performed, is indicated by the alternate long and short dashed line in Fig. 4. If the heat treatment is not performed, the adhesion of the silicon dioxide film 2 to the resist film 6 is poor. Therefore, excessive side etching of the silicon dioxide film 2 occurs, and the area of the opening 9 becomes more than twice that of the opening 7 according to the method of the present invention.
0017Another embodiment of the present invention will now be described with reference to Figs. 5 to 10. 0 First, a silicon dioxide film 23 of 4,000 A thickness as the first insulating film is formed on a semiconductor substrate 20 in which are formed a base region 21 and an emitter region 22 as shown in Fig. 5. Next, as shown in Fig. 6, a silicon nitride film 24 of 500 to 3,000 Å thickness (as the second insulating film) to be the passivation film is formed on the silixon dioxide film 23.
0018A photoresist film 25 is formed on the silicon nitride film 24 for forming electrodes to be connected to the base region 21 and the emitter region 22, respectively. In the next step, as shown in Fig. 7, openings 26 are formed in the silicon nitride film 24 by plasma etching using the photoresist film 25 as a mask. Thereafter, the photoresist film 25 is removed and the entire structure is heat treated at a temperature 0 of 800 to 1,000 C in an atmosphere of a gas mixture of nitrogen and oxygen.
0019A photoresist film 28 is then deposited on the silicon dioxide film 23 and the remaining portion of the silicon nitride film 24. Then, as shown in Fig. 8, windows 29 of smaller diameter than the openings 26 of the silicon nitride film 28 are formed in the photoresist film 28 within the area of the openings 26. The silicon dioxide film 23 is etched with a solution of ammonium fluoride using the photoresist film 28 as a mask. Openings 30 are formed as shown in Fig. 9. In the final step, the photoresist film 28 is removed to complete the semiconductor device.
0020In the semiconductor device obtained in this manner, as shown in Fig. 10, inner side surfaces 31 of the openings 30 of the silicon dioxide film 23 are substantially vertical with respect to the surface of the semiconductor substrate 1, and the shape precision is extremely high. Furthermore, the edge of the silicon nitride film 24 does not extends over the opening 30 of the silicon dioxide film 23. Accordingly, with the method of the present invention, a semiconductor device of high reliability and high integration density may be fabricated.
0021For the purpose. of comparison, in Fig. 11 is shown an opening 40 of a semiconductor device which is fabricated in the same manner except that the heat treatment is not performed. An inner side surface 41 of the opening 40 in a silicon dioxde film 33 is slightly inclined and the shape precision of the opening 40 is poor. The upper end of the inner side surface 41 of the opening 40 undercuts a silicon nitride film 34.
0022In summary, in accordance with the method of the present invention, the adhesion between the resist film and the layer for forming the opening is improved by performing heat treating after plasma etching. Therefore, a semiconductor device having an opening of high shape precision may be easily fabricated with a simplified method. In addition to this, the integration density and reliability of the semiconductor device may also be improved.
5 sheets
Sheet 1 Sheet 2 Sheet 3 Sheet 4 Sheet 5
Every citation, both ways
| Document | Relation | Office | Cited during |
|---|---|---|---|
| DE2153441A1 | Cites | Germany | Search report |
| DE2153441A1 | Cites | Germany | Search report |
| US4075367A | Cites | United States of America | Search report |
| US4075367A | Cites | United States of America | Search report |
| IBM Technical Disclosure Bulletin, Vol. 20, No. 11B, April 1978 New York Bondur "Masking Technique for Reactive Ion Etching" page 4769 | Non-patent | – | Search report |
5 priority claims, no other members on record
Priority claims5
| Document | Office | Kind | Date |
|---|---|---|---|
| 16937280 | Japan | – | |
| 16937280 | Japan | A | |
| 16937280 | Japan | A | |
| 16937280 | – | – | – |
| JP19800169372 | – | – | – |
18 legal events, as the office reported them to INPADOC
Over the term
Point at a mark for the eventEvents
| Event | Code | |
|---|---|---|
| Nl: ceased due to reaching the maximum lifetime of a patentCeasedNLV7 | NLV7 | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | |
| Gb: european patent ceased through non-payment of renewal feeCeasedGBPC | GBPC | |
| Lapsed in a contracting state [announced via postgrant information from national office to epo]LapsedPG25 | PG25 | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | |
| Annual fee paid to national office [announced via postgrant information from national office to epo]GrantedPGFP | PGFP | |
| No opposition filedOpposition26N | 26N | |
| No opposition filed within time limitOppositionORIGINAL CODE: 0009261PLBE | PLBE | |
| Information on the status of an ep patent application or granted ep patentGrantedSTATUS: NO OPPOSITION FILED WITHIN TIME LIMITSTAA | STAA | |
| Corresponds to:REF | REF | |
| Designated contracting statesAK | AK | |
| (expected) grantORIGINAL CODE: 0009210GRAA | GRAA | |
| Party data changed (applicant data changed or rights of an application transferred)RAP1 | RAP1 | |
| Request for examination filed17P | 17P | |
| Designated contracting statesAK | AK | |
| Public reference made under article 153(3) epc to a published international application that has entered the european phaseORIGINAL CODE: 0009012PUAI | PUAI |
Numbers
- Publication
- 0053484
- Publication, DOCDB
- 0053484
- Publication, EPODOC
- EP0053484
- Application
- 81305592
- Application, DOCDB
- 81305592
- Application, EPODOC
- EP19810305592
Titles3
- German
- Verfahren zum Herstellen eines Halbleiterbauelementes
- English
- A method for fabricating semiconductor device
- French
- Procédé de fabrication d'un dispositif semiconducteur
Classification
- CPC, 3
- H10P50/00
- H10P76/4085
- H10P95/00
- IPC, 5
- H01L21 302
- H01L21 3065
- H01L21 3105
- H01L21 312
- H01L21 321
Designated states1
- Contracting states, 1
- Netherlands (Kingdom of the)