Highly configurable pll architecture for programmable logic device

A programmable logic device, comprising a outputs the programmable phase frequency synthesis multiple clock signal and a phaselocked loop circuit. Each output signal programmable selecting to serve as an clock, which inner condition clock, a local clock or the combination. A PLL circuit is the programmable frequency division, comprising providing a clock design flexibility programmable and frequency division and programmable output multiplexing signal.