AT485630T

Method and arrangement for reducing leakage current in semiconductor circuits

Abstract

This record has no abstract on file.

Term

No projected expiry on record.

  1. Priority
  2. Filed
  3. Granted
  4. Today

13 members in 5 offices

This recordMember, by publication datePriority claim

Priority claims1

Priority claims
DocumentOfficeKindDate
62890603United States of AmericaA

Members13

Family members, oldest first
DocumentOfficeKind
US2005024121A1United States of AmericaA1
EP1519487A1European Patent Office (EPO)A1
JP2005101540AJapanA
US2005083107A1United States of AmericaA1
US6946903B2United States of AmericaB2
US7233197B2United States of AmericaB2
US2007241811A1United States of AmericaA1
US7315201B2United States of AmericaB2
JP4440723B2JapanB2
EP1519487B1European Patent Office (EPO)B1
AT485630TThis recordAustriaT
ATE485630T1AustriaT1
DE602004029638D1GermanyD1