AT182700T

Multiple-port shared memory interface and associated method

Abstract

(57) A multiport share memory system including the interconnection matrix circuit for distributing the subset of data between two or more ports for transmitting summary data, two or more Memory Access buffers, and a port and a buffer is offered.

Term

No projected expiry on record.

  1. Priority
  2. Filed
  3. Granted
  4. Today

33 members in 9 offices

This recordMember, by publication datePriority claim

Priority claims1

Priority claims
DocumentOfficeKindDate
10980593United States of AmericaA

Members33

Family members, oldest first
DocumentOfficeKind
CA2168666A1CanadaA1
WO9505635A1World Intellectual Property Organization (WIPO)A1
AU7600094AAustraliaA
US5440523AUnited States of AmericaA
EP0714534A1European Patent Office (EPO)A1
KR960704271ARepublic of KoreaA
WO9706489A1World Intellectual Property Organization (WIPO)A1
AU6590596AAustraliaA
JPH09502818AJapanA
AU682211B2AustraliaB2
US5732041AUnited States of AmericaA
EP0843854A1European Patent Office (EPO)A1
KR19990036220ARepublic of KoreaA
US5910928AUnited States of AmericaA
EP0714534B1European Patent Office (EPO)B1
AT182700TThis recordAustriaT
DE69419760D1GermanyD1
JPH11510285AJapanA
US6021086AUnited States of AmericaA
DE69419760T2GermanyT2
EP1028380A2European Patent Office (EPO)A2
DE1028380T1GermanyT1
CA2168666CCanadaC
KR100303574B1Republic of KoreaB1
JP3241045B2JapanB2
KR100356447B1Republic of KoreaB1
EP0843854B1European Patent Office (EPO)B1
DE69631055D1GermanyD1
DE69631055T2GermanyT2
JP2004320786AJapanA
JP3628706B2JapanB2
EP1028380A3European Patent Office (EPO)A3
JP3899085B2JapanB2